Multiplexers and Demultiplexers,

Slides:



Advertisements
Similar presentations
Modular Combinational Logic
Advertisements

Combinational Circuits
Functions and Functional Blocks
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.
COE 202: Digital Logic Design Combinational Circuits Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM.
EE2174: Digital Logic and Lab
DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS DECODERS ENCODERS.
ECE 331 – Digital System Design
ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)
Any logic circuits can be transformed to an implementation where only NAND gates (and inverters) are used. The general approach to finding a NAND-gate.
ETE Digital Electronics Multiplexers, Decoders and Encoders [Lecture:10] Instructor: Sajib Roy Lecturer, ETE, ULAB.
Combinational Logic Chapter 4.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.
Outline Decoder Encoder Mux. Decoder Accepts a value and decodes it Output corresponds to value of n inputs Consists of: Inputs (n) Outputs (2 n, numbered.
Combinational Logic Design
Combinational Logic Chapter 4. Digital Circuits Combinational Circuits Logic circuits for digital system Combinational circuits the outputs are.
1 Digital Logic Design Week 7 Decoders, encoders and multiplexers.
WEEK #9 FUNCTIONS OF COMBINATIONAL LOGIC (DECODERS & MUX EXPANSION)
Digital Logic Problems (II) Prof. Sin-Min Lee Department of Mathematics and Computer Science.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
Combinational Design, Part 3: Functional Blocks
Multiplexers and Demultiplexers, and Encoders and Decoders
ECE 331 – Digital System Design Multiplexers and Demultiplexers (Lecture #13)
Combinational Circuits by Dr. Amin Danial Asham. References  Digital Design 5 th Edition, Morris Mano.
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Digital Systems Section 11 Decoders and Encoders.
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
Digital System Design Multiplexers and Demultiplexers, and Encoders and Decoders.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.
MSI Combinational logic circuits
Digital Design Module 2 Decoder Amit Kumar AP SCSE, GU Greater Noida.
Combinational Circuits. Outline Boolean Algebra Decoder Encoder MUX.
1 DLD Lecture 16 More Multiplexers, Encoders and Decoders.
Digital Design Module 2 Multiplexer and Demultiplexer
Chapter4: Combinational Logic Part 4 Originally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
Gunjeet kaur Dronacharya Group of Institutions. Demultiplexers.
Overview Part 2 – Combinational Logic Functions and functional blocks
Instructor: Alexander Stoytchev
Multiplexers (Data Selectors)
ENG2410 Digital Design “Combinational Logic Design”
EKT 124 MUX AND DEMUX.
CS221: Digital Logic Design Combinational Circuits 3
Combinational Logic Circuits
OTHER COMBINATIONAL LOGIC CIRCUITS
Combinational Functions and Circuits
Combinational Circuit Design
Combinational Logic Circuits
Lecture 4: Combinational Functions and Circuits
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.
NAND-ONLY LOGIC CIRCUITS
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Programmable Configurations
COE 202: Digital Logic Design Combinational Circuits Part 3
Instructor: Alexander Stoytchev
Multiplexers Anindya IE CSE.
Digital Systems Section 17 Decoders and Encoders.
ECE 331 – Digital System Design
Overview Functions and functional blocks Rudimentary logic functions
Instructor: Alexander Stoytchev
Electronics for Physicists
Digital System Design Combinational Logic
Adder, Subtructer, Encoder, Decoder, Multiplexer, Demultiplexer
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
Multiplexers Mux.
Arithmetic Circuits.
ECE 352 Digital System Fundamentals
Example of a Combinatorial Circuit: A Multiplexer (MUX)
Presentation transcript:

Multiplexers and Demultiplexers, Digital System Design Multiplexers and Demultiplexers, and Encoders and Decoders Presented By A.M Rajole

Multiplexers

Multiplexers A multiplexer has N control inputs 2N data inputs 1 output A multiplexer routes (or connects) the selected data input to the output. The value of the control inputs determines the data input that is selected.

Multiplexers Data inputs Z = A′.I0 + A.I1 Control input

Multiplexers Z = A′.B'.I0 + A'.B.I1 + A.B'.I2 + A.B.I3 MSB LSB A B F I0 1 I1 I2 I3 Z = A′.B'.I0 + A'.B.I1 + A.B'.I2 + A.B.I3

Multiplexers Z = A′.B'.C'.I0 + A'.B'.C.I1 + A'.B.C'.I2 + A'.B.C.I3 + MSB LSB A B C F I0 1 I1 I2 I3 I4 I5 I6 I7 Z = A′.B'.C'.I0 + A'.B'.C.I1 + A'.B.C'.I2 + A'.B.C.I3 + A.B'.C'.I0 + A.B'.C.I1 + A'.B.C'.I2 + A.B.C.I3

ECE 331 - Digital System Design Multiplexers Fall 2010 ECE 331 - Digital System Design

Multiplexers Exercise: Design an 8-to-1 multiplexer using 4-to-1 and 2-to-1 multiplexers only.

Exercise: Design a 16-to-1 multiplexer using 4-to-1 multiplexers only.

ECE 331 - Digital System Design Multiplexer (Bus) Fall 2010 ECE 331 - Digital System Design

Demultiplexers

Demultiplexers A demultiplexer has N control inputs 1 data input 2N outputs A demultiplexer routes (or connects) the data input to the selected output. The value of the control inputs determines the output that is selected. A demultiplexer performs the opposite function of a multiplexer.

Demultiplexers I W X Y Z A B W = A'.B'.I X = A.B'.I Y = A'.B.I Out0 In S1 S0 I W X Y Z A B Out1 Out2 Out3 W = A'.B'.I X = A.B'.I Y = A'.B.I Z = A.B.I A B W X Y Z I 1

Decoders

Decoders A decoder has N inputs 2N outputs A decoder selects one of 2N outputs by decoding the binary value on the N inputs. The decoder generates all of the minterms of the N input variables. Exactly one output will be active for each combination of the inputs. What does “active” mean?

Decoders W = A'.B' W B X = A.B' X Y A Y = A'.B Z Z = A.B I0 I1 A Out0 Out1 Out2 Out3 W = A'.B' X = A.B' Y = A'.B Z = A.B msb Active-high outputs A B W X Y Z 1

ECE 331 - Digital System Design Decoders B W X Y Z I0 I1 A Out0 Out1 Out2 Out3 W = (A'.B')' X = (A.B')' Y = (A'.B)' Z = (A.B)' msb Active-low outputs A B W X Y Z 1 Fall 2010 ECE 331 - Digital System Design

Decoders msb

Decoder with Enable W B X A Y Z Enable I0 I1 En Out0 high-level Out1 x enabled disabled

Decoder with Enable W B X A Y Z Enable I0 I1 En Out0 low-level Out1 1 x enabled disabled

Exercise: Design a 4-to-16 decoder using 2-to-4 decoders only.

Encoders

Encoders An encoder has 2N inputs N outputs An encoder outputs the binary value of the selected (or active) input. An encoder performs the inverse operation of a decoder. Issues What if more than one input is active? What if no inputs are active?

Encoders D I0 C Z I1 Out0 Out1 Y B I2 A I3 A B C D Y Z 1

Priority Encoders If more than one input is active, the higher-order input has priority over the lower-order input. The higher value is encoded on the output A valid indicator, d, is included to indicate whether or not the output is valid. Output is invalid when no inputs are active d = 0 Output is valid when at least one input is active d = 1 Why is the valid indicator needed?

Priority Encoders msb Valid bit

Designing logic circuits using multiplexers

Using an n-input Multiplexer Use an n-input multiplexer to realize a logic circuit for a function with n minterms. m = 2n, where m = # of variables in the function Each minterm of the function can be mapped to an input of the multiplexer. For each row in the truth table, for the function, where the output is 1, set the corresponding input of the multiplexer to 1. That is, for each minterm in the minterm expansion of the function, set the corresponding input of the multiplexer to 1. Set the remaining inputs of the multiplexer to 0.

Using an n-input Mux Example: Using an 8-to-1 multiplexer, design a logic circuit to realize the following Boolean function F(A,B,C) = Sm(2, 3, 5, 6, 7)

Using an n-input Mux Example: Using an 8-to-1 multiplexer, design a logic circuit to realize the following Boolean function F(A,B,C) = Sm(1, 2, 4)

Using an (n / 2)-input Multiplexer Use an (n / 2)-input multiplexer to realize a logic circuit for a function with n minterms. m = 2n, where m = # of variables in the function Group the rows of the truth table, for the function, into (n / 2) pairs of rows. Each pair of rows represents a product term of (m – 1) variables. Each pair of rows can be mapped to a multiplexer input. Determine the logical function of each pair of rows in terms of the mth variable. If the mth variable, for example, is x, then the possible values are x, x', 0, and 1.

Using an (n / 2)-input Mux Example: F(x,y,z) = Sm(1, 2, 6, 7)

Using an (n / 2)-input Mux Example: F(A,B,C,D) = Sm(1,3,4,11,12–15)

Using an (n / 4)-input Mux The design of a logic circuit using an (n / 2)-input multiplexer can be easily extended to the use of an (n / 4)-input multiplexer.

Designing logic circuits using decoders

Using an n-output Decoder Use an n-output decoder to realize a logic circuit for a function with n minterms. Each minterm of the function can be mapped to an output of the decoder. For each row in the truth table, for the function, where the output is 1, sum (or “OR”) the corresponding outputs of the decoder. That is, for each minterm in the minterm expansion of the function, OR the corresponding outputs of the decoder. Leave remaining outputs of the decoder unconnected.

Using an n-output Decoder Example: Using a 3-to-8 decoder, design a logic circuit to realize the following Boolean function F(A,B,C) = Sm(2, 3, 5, 6, 7)

Using an n-output Decoder Example: Using two 2-to-4 decoders, design a logic circuit to realize the following Boolean function F(A,B,C) = Sm(0, 1, 4, 6, 7)

Thank You