Suresh Biligiri, Vice President Rorze Automation 07/08/14

Slides:



Advertisements
Similar presentations
The Committee and Research – Where are we and where might we be going?
Advertisements

What is Quickpure Technology and why is it the only economical technology available anywhere in the world that works for small ozone systems?
COMP541 Transistors and all that… a brief overview
Silicon Wafer in Production: Type and Specification By Assoc. Prof. Dr. Uda Hashim School of Microelectronic Engineering.
Optimising Site Investigations for Offshore Wind Farm Projects Mark Finch Geotechnical Engineering Manager Hydrosearch Associates, Aberdeen UK Offshore.
© 2012 Pearson Prentice Hall. All rights reserved. Capital Budgeting and Cost Analysis.
VAV DESIGN FOR IMPROVED INDOOR AIR QUALITY. “Air conditioning is the control of the humidity of air by either increasing or decreasing its moisture content.
Wafer Level Packaging: A Foundry Perspective
How can ALD throughput be increased? How can ALD throughput be increased? Mikhail Erdmanis
Passive Sampling of Nitrogen Dioxide and Sulfur Dioxide in Ambient Air of Chiang Mai Shakya, K.M. 1, P. Thavornyutikarn 1, S. Chantara 1, W. Saipunkaew.
Case Studies of Batch Processing Experiments Diane K. Michelson International Sematech Statistical Methods May 21, 2003 Quality and Productivity Research.
Process Control in Semiconductors March 28, 2006.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
© 2009 Pearson Prentice Hall. All rights reserved. Capital Budgeting and Cost Analysis.
SOI BiCMOS  an Emerging Mixed-Signal Technology Platform
Yuanlin Lu Intel Corporation, Folsom, CA Vishwani D. Agrawal
Aditya Pavan Kumar.T (08FE1A0202) VIGNAN’S LARA INSTITUTE OF TECHNOLOGY AND SCIENCE 1.
Jan. 2007VLSI Design '071 Statistical Leakage and Timing Optimization for Submicron Process Variation Yuanlin Lu and Vishwani D. Agrawal ECE Dept. Auburn.
NSF/SRC Engineering Research Center for Environmentally Benign Semiconductor Manufacturing Peterson, et al. 1 DI Water Reduction in Rinse Processes Contributions.
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING
NSF/SRC Engineering Research Center for Environmentally Benign Semiconductor Manufacturing Beaudoin, et al. 1 Environmental Impacts of Manufacturing Stephen.
INTEGRATED CIRCUIT LOGIC FAMILY
L. Karklin, S. Mazor, D.Joshi1, A. Balasinski2, and V. Axelrad3
1 Challenge the future To do list. add extra slide about the coupling, at pressure level. Burn CD.
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs RCAT approach 1 MonolithIC 3D Inc., Patents Pending.
LOGO Feasibility Test of Applying Complex Remediation Technology for Diesel Contamination in Soil and Groundwater 2012 International Conference on Environmental.
Determining the Optimal Process Technology for Performance- Constrained Circuits Michael Boyer & Sudeep Ghosh ECE 563: Introduction to VLSI December 5.
Economics of Alternative Energy Sources and Globalization Nov Orlando, Florida The Economic Feasibility of Bio-energy Generation for Peak Demand.
ITRS Factory Integration Difficult Challenges Last Updated: 30 May 2003.
CLEAN-RENEWABLE-GREEN An Ultra-Dilute to Near-Zero Ammonia Process for Particle Removal 1 Nano Green Technology, Inc. Critical Cleaning Systems Disruptive.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
2009/1/16-18 ILD09 Seoul 1 Notes for ILD Beam Pipe (Technical Aspect) Y. Suetsugu, KEK Parasitic loss Vacuum pressure profile Some comments for beam pipe.
Brizon Inc Products: Microelectronic Application CMP Slurry additive CMP cleaning solutions Wafer storage buffer solution.
Water Conservation and Water Demand Management Progress with the Strategy Implementation 16 September 2010.
AIR POLLUTION PREVENTION AND CONTROL
Variation. 2 Sources of Variation 1.Process (manufacturing) (physical) variations:  Uncertainty in the parameters of fabricated devices and interconnects.
45nm Processors & Beyond A Presentation On By Ajaypal Singh Dhillon Kurukshetra university.
Patricia Gonzalez Divya Akella VLSI Class Project.
Chapter 4: Secs ; Chapter 5: pp
Design For Manufacturability in Nanometer Era
Do you know? By 2015, an estimated 40-48% of new non-residential construction by value will be green, equating to a $ billion.
An Ultra-Dilute to Near-Zero Ammonia Process for Particle Removal NanoGreen Technology. All rights reserved.. INTRODUCTION TO Nano Green Technology,
University of Michigan Advanced Computer Architecture Lab. 2 CAD Tools for Variation Tolerance David Blaauw and Kaviraj Chopra University of Michigan.
Capital Budgeting and Cost Analysis
Gopakumar.G Hardware Design Group
Capital Budgeting and Cost Analysis
Capital Budgeting and Cost Analysis
Impact of High-Efficiency Filtration Combined with High Ventilation Rates on Indoor Particle Concentrations and Energy Usage in Office Buildings National.
Seminar On Bicmos Technology
5.2.7 Evaporative Coolant System
20-NM CMOS DESIGN.
A SEMINAR ON HYBRID POWER SYSTEM
Capital Budgeting and Cost Analysis

Challenges in Nanoelectronics: Process Variability
Why N2 FOUP Purge System ?.
Software description cosma pulse
VAV DESIGN FOR IMPROVED INDOOR AIR QUALITY
Capacity Planning For Products and Services
Capacity Planning For Products and Services
Energy Conservation Through the Removal of Bio-film
Circuit Design Techniques for Low Power DSPs
Enabling Full Profile CMP Metrology and Modeling
Miroslav Variny, Otto Mierka
Details and Assumptions for Technology Requirements
ELEC 7770 Advanced VLSI Design Spring 2014 VLSI Yield and Moore’s Law
Dynamic Chiller Optimization The Next Level of Retro-Commissioning
Technology scaling Currently, technology scaling has a threefold objective: Reduce the gate delay by 30% (43% increase in frequency) Double the transistor.
Production and Operations Management
Capacity Planning For Products and Services
Presentation transcript:

Suresh Biligiri, Vice President Rorze Automation 07/08/14 Managing Oxide growth, on in-process storage wafers for cost & yield impact Suresh Biligiri, Vice President Rorze Automation 07/08/14

Agenda Introduction Impact of undesired oxidation on wafers Cost & process sensitivity trends Impact of undesired oxidation on wafers Bare wafer stocker with nitrogen purge oxygen concentration data (Static & dynamic) Oxide growth data Wafer cleaning per wafer pass costs Oxide growth mitigation Conclusion                    

Introduction Cost trend with technology node migration:One of the key drivers of cost is the increasing sensitivity of process that requires tight control and management of process variables. Source: International Business Strategies (IBS)

Impact of undesired oxidation The variation in oxide thickness can dictate the yield of process and product quality resulting in large spread in the speed and power consumption of integrated circuits especially with the device shrinkage below 32 nm. (References: S. Borkar et al., "Parameter Variations and Impact on Circuits and Micro-architecture", DAC, 2003, pp. 338-342 & article IMPACT OF STRAIN AND CHANNEL THICKNESS ON PERFORMANCE OF BIAXIAL STRAINED SILICON MOSFETs by Neha Sharan, Ashwani K.Rana in International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.1, March 2011, DOI : 10.5121/vlsic.2011.2106 61).

Level of Process Sensitivity References: S. Borkar et al., "Parameter Variations and Impact on Circuits and Micro-architecture", DAC, 2003, pp. 338-342

Impact of undesired Oxide growth A typical wafer goes through a clean cycle prior to wafer move. Chemical waste handling costs are involved to handle, treat and dispose If the oxide growth levels are uncertain Metrology of wafer before wafer move is required adding costs to the process. If the oxide growth has exceeded the specification Re-cleaning required, adding direct cleaning, handling & tool related costs Impact of re-clean, due to stringent environmental controls and corporate responsibility in green initiatives, the cost of handling the waste chemicals will have a cost impact greater than the first cleaning. Each time a wafer is handled, the risk of yield loss increases impacting cost When a fab utilization is approaching Max. feasible, the re-clean adds opportunity costs and a negative impact on production volumes.

oxide growth mitigation Oxide growth studies were conducted in a fab in US, using a Rorze bare wafer stocker (BWS 1600 N2) Here wafers are stored in a nitrogen purged environment The wafers are stored in Rorze designed POD’s that minimizes nitrogen usage while also minimizing wafer interaction with ambient air (oxygen & water) during wafer handling Wafers are stored in different locations in the tool to ensure the stored wafer environment is uniform A set of wafers are also stored in open fab environment Wafers are measured

Bare wafer stocker with N2 purge Rorze BWS3200 N2

Bare wafer stocker with N2 purge Rorze BWS1600 N2

Wafer storage environment View from rear of Rorze BWS1600/3200 N2

O2 concentration during purge

O2 concentration during handling

Oxide growth data Oxide data obtained using “Rudolph S3000A” system

Oxide growth measurements BWS600 BWS1600/3200 N2 Data obtained using “Rudolph S3000A” on Day1, 3, 6, 7 10, 14 & 21

wafer cleaning per wafer pass cost Cost per wafer pass pass using DI water based cleaning only: $1.90* per wafer pass - 300mm wafer Cost per wafer using standard chemicals without the IPA: $2.30* per wafer pass – 300mm wafer Cost per wafer pass using standard chemicals + IPA: $ 3.60* per wafer pass– 300mm wafer – This includes the reprocess cost of IPA Source: Data reference provide by Mr. Rob Randhawa of Planar Semiconductor, based on Sematech model that takes into account the cost of materials, capital tool costs, uptime in the fab etc. * These cost figures are likely higher now as data is not current

Annual cost of re-cleaning Annual cost of wafer reclean @ Cleaning Process Cost/Wafer ($) 10K Wafers/Mo 20K Wafers/Mo 30K Wafers/Mo 40K Wafers/Mo Clean with DI Water only $1.90 $228,000 $456,000 $684,000 $912,000 Clean with Std Chemicals & No IPA $2.30 $276,000 $552,000 $828,000 $1,104,000 Clean with std. chemical + IPA $3.60 $432,000 $864,000 $1,296,000 $1,728,000 Source: SEMATECH model provided by Mr. Rob Randhawa, Planar Semiconductors

Oxide growth mitigation Ensure the cleaning does not leave residue that could cause/accelerate oxidation Eliminate or minimize wafer exposure to moisture and oxygen in process & handling Minimize wafer delays in between process Minimize storage times Minimize wafer interaction with Oxygen and water during storage

Other oxide growth mitigation Bottom purge load-ports that can keep the nitrogen flow in to the LP while wafers are on the process tool minimizing wafer interaction with O2 & H2O Shower type load-ports that can be a stand alone tool that will purge the LP with N2 for short term handling This does not require special FOUP OR FOSB and can be done on standard FOUP & FOSB Rorze has patent pending products that actually keeps a wafer under nitrogen flow even while handling if required

Conclusions Undesired wafer Oxidation is becoming a major issue as we are approaching atomic layers for process thickness HF strip/cleaning to rid of undesired oxide layer is limited on advanced nodes which can cause yield loss or device loss Oxide growth mitigation options are available including while handling each wafer in and out of process while in opened FOUP Adoption of new Nitrogen purge technologies pays for itself Estimated cost savings of minimum of about $900K per year to over $1.7 million per year based on number of wafer pass/ wafer re-clean and type of cleaning

Conclusion Thank YOU