Development electronics SIPM-MU2e

Slides:



Advertisements
Similar presentations
The group is developing readout electronics for initial use with the prototype test-stand at Fermilab. This work will contribute towards the design and.
Advertisements

The MAD chip: 4 channel preamplifier + discriminator.
M.PEGORARO Grounding Workshop 24th Jan 08 DT GROUNDING & SHIELDING Presented by A. BENVENUTI.
SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
Chamber PCB s, FEB s, Cooling, HV/LV Distribution 1)PCB designs-track widths, track to track distances … 2) Double sided and Multi layer, modular approach.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.
Low Voltage Power Requirement of TOF FEEs. Maximum tray. Low Noise:  Periodic and Random Distortion (PARD) < few mV RMS Floating.
18-Jan-021W. Karpinski System Test Design verification of petals and interconnect boards and control links without detectors a)mechanics b)electrical.
PMF: front end board for the ATLAS Luminometer ALFA TWEPP 2008 – 19 th September 2008 Parallel Session B6 – Programmable logic, boards, crates and systems.
1 Hall D Drift Chamber ElectronicsFJ Barbosa Drift Chamber Review6-8 March 2007 Electronics for CDC and FDC Hall D 1.Motivation 2.ASIC Development 3.Preamp.
LHCb F. Murtas Servizio elettronica G. Corradi D.Tagnani P.Ciambrone HV_GEM per LHCB M1R1 HV power supply Introduction Introduction HV_GEM Technical specification.
CMS ECAL End Cap Meeting CERN 19 June to 23 June 2000 A.B.Lodge - RAL 1 ECAL End Cap High Voltage Cards and 2000 Electrical/Thermal Model. Progress on.
THEMIS Instrument CDR 1 UCB, April 19-20, 2004 Boom Electronics Board (BEB) Engineering Peer Review Apr. 20, 2004 Hilary Richard.
THEMIS Instrument CDR 1 UCB, April 19-20, 2004 Boom Electronics Board (BEB) Engineering Peer Review Apr. 20, 2004 Hilary Richard.
Peter, Wieczorek - EE Low Noise Charge Sensitive Preamplifier Development for the PANDA Calorimeter Design and Measurements of the APFEL - Chip.
ATLAS ATLAS DCS B.Hallgren, CERN EP/ ATI PRR CERN 4 March the Embedded Local Monitor Board ELMB Design description of the Embedded Local Monitor.
UF –PNPI HV system status August 2008 Sergey Volkov Nikolai Bondar PNPI.
By: Uriel Barron Matan Schlanger Supervisor: Mony Orbach Final Review March 2015.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
CARDIAC meeting – 30 Sept 05 M3R3-M5R3-M5R4 FEE status.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
7/28/2003DC/EC Review Aerogel Read out Electronics K. Ozawa, N. Kurihara, M. Inaba, H. Masui T. Sakaguchi, T. Matsumoto.
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
ASIC Activities for the PANDA GSI Peter Wieczorek.
9/18/2003Safety Review Electronics Electronics design LV, HV power supply Fusing Heat.
Preparation for production phase Web – New web with HV pigtail qualified (?) – Installed on 2 views in Technical run Very little effect on noise; detector.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
Status of the PSD upgrade - Status of the PSD cooling and temperature stabilization system - MAPD gain monitoring system - PSD readout upgrade F.Guber,
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
Electronics for CEDAR Cristina Lazzeroni, Marian Krivda, Richard Staley, Xen Serghi, Karim Massri University of Birmingham, UK 3/5/
Drift Chamber Review Jefferson Lab 6-8 March 2007 CLAS12 Drift Chamber Electronics R. Chris Cuevas Group Leader -- Fast Electronics Jefferson Lab Physics.
Wireless Power Transfer Via Inductive Coupling SENIOR DESIGN GROUP 1615 RYAN ANDREWS, MICHAEL DONOHUE, WEICHEN ZHANG.
Design summary Status of the development & production - test run with S3a and S3b prototype - performance tests To do list for production & development.
FWD Meeting, Torino, June 16th, News from Cracow on the forward tracking J. Smyrski Institute of Physics UJ Tests of CARIOCA and LUMICAL preamplifiers.
Front end electronics for the Tile HCAL prototype Felix Sefkow DESY CALICE Collaboration ECFA workshop Durham September 1, 2004.
SKIROC status Calice meeting – Kobe – 10/05/2007.
SiW Electromagnetic Calorimeter - The EUDET Module Calorimeter R&D for the within the CALICE collaboration SiW Electromagnetic Calorimeter - The EUDET.
Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.
DU power Principle diagram OM inventory Conversions VEOC behavior DU to network Pending issues mPMT-Bar.
PADME Front-End Electronics
KLOE II Inner Tracker FEE
A General Purpose Charge Readout Chip for TPC Applications
Calorimeter Mu2e Development electronics Front-end Review
CTA-LST meeting February 2015
Power Supply Development for JEDI Polarimeter Modules
INFN Pavia and University of Bergamo
The KLOE calorimeter front end electronics
Analog FE circuitry simulation
Block Diagram Transmitter Receiver × 2 Transmitter Power Supply ADC
PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)
DCH FEE 28 chs DCH prototype FEE &
Mini-drawers, FE-ASIC , Integrator
BCTW calibration status and future
Summer 2000 HF Beam Test. DAQ proposal.
ALICE Muon Tracking Upgrade EDR Answers
Report on Working Group # 2 The MU2E detector
EMC Electronics and Trigger Review and Trigger Plan
Front-end electronic system for large area photomultipliers readout
Electronics: Demod + 4Q FE
LHCb calorimeter main features
Status of n-XYTER read-out chain at GSI
ECAL Electronics Status
BESIII EMC electronics
SKIROC status Calice meeting – Kobe – 10/05/2007.
RPC Electronics Overall system diagram Current status At detector
Scintillator HCal Prototype
Presentation transcript:

Development electronics SIPM-MU2e INFN-LNF G. Corradi 11/06/2016 giovanni.corradi@lnf.infn.it

Calorimeter routing Detector Solenoid DAQ room ~7-8 m Floating LV overall cross section ~180 cm2 Floating LV +28V / negative Floating positive HV 230 V (MPPC) ground ~60-80 m overall cross section ~210 cm2 LV HV isolation OVP filter Safety Ground Detector Ground Floating Structures

Architecture front-end Optimization of space Cables and connectors

Preamp-Regulator scheme

Electric preamplifier scheme Preamplifier_SIPM Preamplifier Shaper filter Select Gain Select Pulse Test Differential Driver Linear Regulation Electric preamplifier scheme

Simulation before end after filter

Simulation bandwidth Preamplifier

Simulation bandwidth after filter

Preliminary Specifications Preamplifier Gain Vout/Vin 2 step remote control 15-30 Dynamic differential +/-1V Bandwidth 40Mhz Rise time 10ns Output impedance 100 Ω Stability with source capacity max 1nf Coupling output end source AC Noise, with source capacity 1pf --------- Power dissipation 45mW Power supply +8V Semi-gaussian shaping filter 3 pole Injection test pulse charging, fixed amplitude 400mV Input protection 10mJ

Linear_ Regulator Electric linear regulator scheme Linear Driver Decoder ADC 16bit Linear low Voltage section I2C line DAC 16bit Electric linear regulator scheme

Preliminary Specifications regulator Vin max 250V Current limit 2mA Dynamic regulation 5V to 200V Settling time 100us Ramp-up programmable 1ms to 100ms Ripple estimated 3mVpp Stability Δt 10 °C better 50 ppm Power dissipation with out load min 50 mW Power dissipation max load, worst case max 350 mW Temperature measurement -40 to 50°C Monitor current detector 50uA to 2mA Remote control I2C GND insulated from earth Ceq max 5pf

PCB Layer TOP Preamplifier Dimention card 58mm x 30mm

PCB Layer Bottom Regulator 4 holes for heat transfer on the mechanics

Final Assemblay Thermal conducting Power to dissipate max 350mW Board Thermal Contact By Bridge resistor Thermal conducting Power to dissipate max 350mW Board Temperature Sensor Case (Cu) Output Connector

Costs COSTS in EURO ON DETECTOR Electronics = FEE V4.0 by G.Corradi (SEA), LNF 27/05/16 History : from APD to SIPM. New Granularity. New SIPM array. 1) Engineering Evaluation based from extrapolation on the prototype system. For LYSO and CsI+MPPC 12x12 mm**2. 2) Granularity of LV-HV controller .. Now called MB (Mezzanine Board) is 20 channels. 3) Differential output to be sent to the WD board 4) ARM controller included in MB. DC-DC converter common with WD It includes all electronics close to the SIPM: The amp-HV chips, the MB controller & the cables from ARM3 to APD and from APD to digitizer It includes the HV system outside the DS bulkhead, IFB (Instrumente Feedthrough Bulkhead) It does not include the LV system outside the IFB. This goes to WD cost. It includes all cables from SIPM to MB. It includes all cables from HV to IFB and IFB to MB. Feedthroughs are on Muon Beam Line. Calculation of cabling is done following latest Integration work done by I.Sarra It assumes no VAT. Production will be done to be sent in USA. SVILUPPO FEE FINALE 2016 Prototype Module 0 version 0 3 boards 3000 Version 1 120 channels 8000 Production 6 MB version 1 Proto LV supply 1 amp . 3 schede Proto HV supply 250 V. 3 schede Total Cost SVILUPPO 20000 AMP-HV chips   Num Crystals 1348 Num FEE = Num Crystals x 2 2696 NUM AMPHV Chips (LNF) (2720 + 20 % spare) 3235,2 COSTS in EURO Total/chip 55 It includes the following additional FEE components: 1 chip for T monitoring. I-readout. 2 amplification values. 1 pulse test. 2 independent Vbias/array Total Cost AMP-HV chips 177936

Number of LV [+/-](4 cavi BT/sens per crate) Costs (2) MB CONTROLLER   Num channel/board 20 Num MB-boards 161 Cost for MB-board (mezzanine board vs WF) 200 It takes into account the option to have a signal pulse for testing FEE, current and temperature reading. Add 20 Differential drivers/board Total Cost MB Boards 32200 Regolatore 8 Volt 1 amp per MB Total Cost 8 V regulators 3220 CABLES from AMP-HV to MB LV, HV da SIPM to MB Num Signal cable 3000 Signal Cable Length (cm) - 5 coppie 50-100 connettori inclusi TOTAL Cost FEE CABLES 25000 EXTERNAL POWER SUPPLY FOR FEE (LV/HV) Num Power Supply/crate 1 Num crates/disk 11 Num Crates (15% spares) 25 Cost per LV supply 600 TOTAL Cost LV Supply 15000 Linear LV supply, 28 V, 15 amp va su WFD Cost per HV supply (Max 250 V, 320 mA) 320 TOTAL cost HV supply 8000 CABLES FROM PIT TO DS Number of LV/HV cables/crate 4 Number of LV [+/-](4 cavi BT/sens per crate) 100 Each LV cable power up 4 boards (Left,Right) Feedthrough on DS are on USA side. LV cables are the same for MB and WFD Number of HV [+/-](4 cavi HV + 4 sense per crate) 96 For HV, we are assuming to do the same , 4 HV cables per crate Distance from Supply to final FEE (m) 80 70 metri fuori+10 dentro DS Total Cable length LV 7680 Total Cable length HV Cost of composite cable LV (Halogen Free, + 10%)E/m 0,75 connectors included Cost of composite cable HV (Halogen Free, + 10%)E/m 2 Total cost PIT-to-DS CABLES 21120 Total cost QA for produzione TOTAL FEE 295476 SENZA LV! TOTAL FEE + CONTINGENCY (10%) 325023,6

Status and perspectives Preamp-regulator, project completed Test, first week of june Firmware development working progress Definition of the cables and interface connectors between preamplifier and controller Project progress, primary regulator prototype 250V 40mA ( with known magnetic field problems) Project progress, primary regulator prototype 8V 1A (same problems as mentioned earlier) Project and development controller ARM