Combinational Logic Circuits

Slides:



Advertisements
Similar presentations
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.
Advertisements

Digital Design: Combinational Logic Blocks
Give qualifications of instructors: DAP
Encoders Three-state devices Multiplexers
Princess Sumaya University
Modular Combinational Logic
Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.
Overview Part 2 – Combinational Logic Functions and functional blocks
Documentation Standards
Functions and Functional Blocks
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.
System Digital Encoder, Decoder, and Contoh Penerapanya.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
COE 202: Digital Logic Design Combinational Circuits Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM.
1 Homework Reading –Tokheim, Section 5-10, 7-4 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
1 COMP541 Combinational Logic and Design Montek Singh Jan 30, 2007.
Combinational Logic Building Blocks
ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)
ITEC 352 Lecture 5 Low level components(3). Low level components Review Multiplexers Demultiplexer Minterm/Maxterm Karnaugh Map.
Outline Decoder Encoder Mux. Decoder Accepts a value and decodes it Output corresponds to value of n inputs Consists of: Inputs (n) Outputs (2 n, numbered.
+ CS 325: CS Hardware and Software Organization and Architecture Combinational Circuits 1.
1 COMP541 Combinational Logic - 3 Montek Singh Jan 21, 2010.
ENG241 Digital Design Week #4 Combinational Logic Design.
1 COMP541 Combinational Logic - 4 Montek Singh Jan 30, 2012.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
Combinational Design, Part 3: Functional Blocks
1 Combinational Logic Design Digital Computer Logic Kashif Bashir
Logical Circuit Design Week 6,7: Logic Design of Combinational Circuits Mentor Hamiti, MSc Office ,
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 12: Multiplexers, Decoders, Encoders, Shift.
CS151 Introduction to Digital Design
CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.
Magnitude Comparator Dr. Ahmed Telba.
Combinational Circuit Design. Digital Circuits Combinational CircuitsSequential Circuits Output is determined by current values of inputs only. Output.
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
Company LOGO Edit your slogan here DKT 122/3 DIGITAL SYSTEM 1 WEEK #8 FUNCTIONS OF COMBINATIONAL LOGIC (ENCODER & DECODER, MUX & DEMUX)
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.
1 DLD Lecture 16 More Multiplexers, Encoders and Decoders.
3.13 How many output lines will a five-input decoder have?
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Mu.com.lec 11.  Used not only to perform addition but also to perform subtraction, multiplication and division  The most basic of the adders is the.
ACOE161 (Spring2007)MSI Devices1 Revision on MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5)
MSI Circuits.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
EGR 2131 Unit 6 Combinational Building Blocks
Overview Part 2 – Combinational Logic Functions and functional blocks
Multiplexer.
ENG2410 Digital Design “Combinational Logic Design”
Computer Science 210 Computer Organization
CS221: Digital Logic Design Combinational Circuits 3
Combinational Circuits
More Devices: Control (Making Choices)
Multiplexers and Demultiplexers,
Lecture 9 Logistics Last lecture Today HW3 due Wednesday
Overview Introduction Logic Gates Flip Flops Registers Counters
ECE 434 Advanced Digital System L03
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.
EEL 3705 / 3705L Digital Logic Design
Chapter 6 Functions of Combinational Logic
Computer Science 210 Computer Organization
FIGURE 4.1 Block diagram of combinational circuit
Lecture 8 Logistics Last lecture Last last lecture Today
Programmable Configurations
Homework Reading Tokheim, Section 5-10, 7-4.
COE 202: Digital Logic Design Combinational Circuits Part 3
Homework Reading Machine Projects Labs
Digital System Design Combinational Logic
Prof. Onur Mutlu ETH Zurich Spring March 2019
Arithmetic Circuits.
Presentation transcript:

Combinational Logic Circuits www.educlash.com

Comb. Logic in Context Typically part of system with storage Computer looks like this at high level www.educlash.com

Decoders n to 2n decoder n inputs 2n outputs For each input, one and only one output will be active. www.educlash.com

2 to 4 Decoder – Truth Table X1 X0 Y3 Y2 Y1 Y0 1 www.educlash.com

2 to 4 Decoder Equations www.educlash.com

2-to-4 Line Decoder www.educlash.com

2-to-4 with Enable www.educlash.com

Truth Table, 3-to-8 Decoder Notice they are minterms www.educlash.com

Schematic www.educlash.com

Uses for Decoders Binary number might serve to select some operation Computer op codes are encoded Decoder lines might select add, or subtract, or multiply, etc. Memory address lines www.educlash.com

Encoder Encoder is the opposite of decoder 2n inputs (or less – maybe BCD in) n outputs www.educlash.com

Truth Table www.educlash.com

Inputs are Minterms Can OR them together appropriately A0 = D1 + D3 + D5 + D7 www.educlash.com

What’s the Problem? What if D3 and D6 both high? Simple OR circuit will set A to 7 www.educlash.com

Priority Encoder Chooses one with highest priority Note “don’t cares” Largest number, usually Note “don’t cares” What if all inputs are zero? www.educlash.com

Need Another Output A “Valid” output www.educlash.com

Valid is OR of inputs www.educlash.com

Multiplexer(MUX)/Data Selector N to 1 multiplexer n data input lines Log2(n) control inputs One output This circuit will “connect” the selected input to the output. The selected input is specified by a decoding of the control inputs. www.educlash.com

Multiplexer (or Mux) Selects one of a set of inputs to pass on to output Binary control code, n lines Choose from 2n inputs Useful for choosing from sets of data Memory or register to ALU Very common 74153 www.educlash.com

Two Input Mux www.educlash.com

Logic www.educlash.com

Logic is Decoder Plus www.educlash.com

Three-State Implementation www.educlash.com

Demultiplexer Takes one input Out to one of 2n possible outputs www.educlash.com

Demux is a Decoder With an enable www.educlash.com

Code Converters One code to another Book puts seven-segment decoder in this category Typically multiple outputs Each output has function or truth table www.educlash.com

Seven-Segment Decoder This Friday’s lab: Verilog of hex to LEDs Extended version of book example You may want to work out mapping (truth table/function) before lab www.educlash.com