Estimate power saving by clock slowdown for s5378 in 180nm and 32nm CMOS Chao Han ELEC 6270.

Slides:

Advertisements

Similar presentations

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Low Power Design in CMOS.

Advertisements

Power Reduction Techniques For Microprocessor Systems

Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.

© Digital Integrated Circuits 2nd Inverter EE4271 VLSI Design The Inverter Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital.

Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 14: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

A Tutorial on Battery Simulation - Matching Power Source to Electronic System Manish Kulkarni and Vishwani D. Agrawal Auburn University Auburn, AL 36849,

Dec. 6, 2005ELEC Glitch Power1 Low power design: Insert delays to eliminate glitches Yijing Chen Dec.6, 2005 Auburn university.

4-bit Grey Code Converter with Counter Lincoln Chin Dat Tran Thao Nguyen Tien Huynh.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 11: Logical Effort (1/2) Prof. Sherief Reda Division of Engineering, Brown.

1 32-bit parallel load register with clock gating ECE Department, 200 Broun Hall, Auburn University, Auburn, AL 36849, USA Lan Luo ELEC.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

8/23-25/05ELEC / Lecture 21 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Lecture 5 – Power Prof. Luke Theogarajan

Lecture 7: Power.

Dynamic Power Consumption In Large FPGAs WILLIAM GARCIA, ANDREW MORTELLARO.

EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.

ELEC 6270 Low power design of Electronic Circuits Advisor: Dr.Vishwani Agrawal Student: Chaitanya Bandi.

ENGG 6090 Topic Review1 How to reduce the power dissipation? Switching Activity Switched Capacitance Voltage Scaling.

32-BIT ADDER FOR LOW VOLTAGE OPERATION WITH LEVEL CONVERTERS PRIYADHARSHINI S.

1 Power Dissipation in CMOS Two Components contribute to the power dissipation: »Static Power Dissipation –Leakage current –Sub-threshold current »Dynamic.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Low Power Architecture and Implementation of Multicore Design Khushboo Sheth, Kyungseok Kim Fan Wang, Siddharth Dantu ELEC6270 Low Power Design of Electronic.

Guy Lemieux, Mehdi Alimadadi, Samad Sheikhaei, Shahriar Mirabbasi University of British Columbia, Canada Patrick Palmer University of Cambridge, UK SoC.

Skewed Flip-Flop Transformation for Minimizing Leakage in Sequential Circuits Jun Seomun, Jaehyun Kim, Youngsoo Shin Dept. of Electrical Engineering, KAIST,

Charge Recycling in MTCMOS Circuits: Concept and Analysis

Jun Seomun, Insup Shin, Youngsoo Shin Dept. of Electrical Engineering, KAIST DAC’ 10.

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 17: October 19, 2011 Energy and Power.

© Digital Integrated Circuits 2nd Inverter EE5900 Advanced Algorithms for Robust VLSI CAD The Inverter Dr. Shiyan Hu Office: EERC 731 Adapted.

© Digital Integrated Circuits 2nd Inverter Digital Integrated Circuits A Design Perspective The Inverter Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

Kautalya Mishra. MULTI-CYCLE DATAPATH CLOCK CTR Unnecessary power is consumed by components that are not currently in use in an instruction cycle. This.

1 Very Low Voltage Operation of Benchmark Circuit c6288 Presented By: - Murali Dharan.

Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 6.1 EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng.

Damu, 2008EGE535 Fall 08, Lecture 51 EGE535 Low Power VLSI Design Lecture #5 & 6 CMOS Inverter.

Power-Optimal Pipelining in Deep Submicron Technology

Smruti R. Sarangi IIT Delhi

IAY 0600 Digital Systems Design

THE CMOS INVERTER.

VLSI Testing Lecture 5: Logic Simulation

The Inverter EE4271 VLSI Design Professor Shiyan Hu Office: EERC 518

LOW POWER DESIGN METHODS V.ANANDI ASST.PROF,E&C MSRIT,BANGALORE.

VLSI Testing Lecture 5: Logic Simulation

Very low voltage 16-bit counter in high leakage static CMOS technology

Vishwani D. Agrawal Department of ECE, Auburn University

Prof. Vojin G. Oklobdzija

Lecture 4 EGRE 254 1/26/09.

Reading: Hambley Ch. 7; Rabaey et al. Sec. 5.2

ELEC 5270/6270 Spring 2013 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino CMOS Logic Vishwani D. Agrawal James J. Danaher.

Latches and Flip-flops

Day 16: September 15, 2010 Energy and Power

Low Power and High Speed Multi Threshold Voltage Interface Circuits

Challenges in Nanoelectronics: Process Variability

ELEC 5270/6270 Spring 2015 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino CMOS Logic Vishwani D. Agrawal James J. Danaher.

Day 17: October 18, 2010 (Energy) Ratioed Logic

332:479 Concepts in VLSI Design Lecture 24 Power Estimation

ELEC 6970: Low Power Design Class Project By: Sachin Dhingra

Day 17: October 15, 2012 Energy and Power Basics

Vishwani D. Agrawal James J. Danaher Professor

MCP Electronics Time resolution, costs

Circuit Design Techniques for Low Power DSPs

CSV881: Low-Power Design Power Dissipation in CMOS Circuits

Day 21: October 29, 2010 Registers Dynamic Logic

The Inverter EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 731

32 BIT PARALLEL LOAD REGISTER WITH CLOCK GATING

Veeraraghavan Ramamurthy

Lecture 7: Power.

Power and Heat Power Power dissipation in CMOS logic arises from the following sources: Dynamic power due to switching current from charging and discharging.

Implementing Low-Power CRC-Half for RFID Circuits

Lecture 7: Power.

ELEC 5270/6270 Spring 2009 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino CMOS Logic Vishwani D. Agrawal James J. Danaher.

Presentation transcript:

Estimate power saving by clock slowdown for s5378 in 180nm and 32nm CMOS Chao Han ELEC 6270

Objective Understand the influence of frequency in power and energy saving for certain CMOS technology (180nm and 32nm) Understand the influence of frequency in power and energy saving between 180nm and 32nm CMOS technology

Theory Ptotal = Ptran + Psc + Pstat Ptran = α fck CVDD2/2 Pstat = Isub VDD

Theory Short-Circuit Energy Increases with rise and fall times of input. Decreases for larger output load capacitance. Decreases and eventually becomes zero when VDD is scaled down but the threshold voltages are not scaled down.

Circuit information S5378 Number of inputs: 35 Number of outputs: 49 Number of DFFs: 179 Number of gates: 2958 (counted in Powersim, one DFF counted as one gate) Number of vectors: 10

Simulation Procedure Use Matlab to convert Benchmark netliest into rugster netlist Generate some random vectors as input signals Set conditions and do the simulation

Simulation result 180nm Technology at 1.8V Clock rate short circuit power leakage power transition power Total power Energy per cycle 40MHz 4.368uW 46.177uW 50.545uW 1263.6uWns 20Mhz 4.418uW 23.089uW 27.507uW 1375.4uWns 10Mhz 4.443uW 11.544uW 15.987uW 1598.7uWns 5Mhz 4.456uW 5.772uW 10.228uW 2045.6uWns 2.5Mhz 4.462uW 2.886uW 7.348uW 2939.2uwns

Simulation result 32nm technology at 0.9V Clock rate short circuit power leakage power transition power Total power Energy / cycle 40MHz 4.368uW 11.544uW 15.912uW 397.8uWns 20Mhz 4.418uW 5.772uW 10.190uW 509.5uWns 10Mhz 4.443uW 2.886uW 7.329uW 732.9uWns 5Mhz 4.456uW 1.443uW 5.899uW 1179.8uWns 2.5Mhz 4.462uW 0.722uW 5.184uW 2073.6uWns Ptran(180nm)/Ptran(32nm)=4

Conclusion Clock slowdown has impact in power saving not energy saving, and it is not significant when frequency becomes very slow because the leakage power becomes more important. For 32nm CMOS technology, leakage power become extremely significant in proportion of the total power.

Future Work Need to find other simulation tools to do the gate level power simulation Try to use Hspice to do the transistor level power simulation based on some small circuit

Thanks! question?