Michael Lupberger Dorothea Pfeiffer

Slides:



Advertisements
Similar presentations
555 Timer ©Paul Godin Updated February Oscillators ◊We have looked at simple oscillator designs using an inverter, and had a brief look at crystal.
Advertisements

Local Trigger Control Unit prototype
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Kuno-Group B4 Yuuki Matsumoto A report for Graduation research Development of Trigger Board for MPPC (for MuSIC experiment) A report for Graduation research.
Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting July 18, 2007.
ECE 353 – Fall 2005 ECE 353 Fall 2005 – GoLogic Tutorial Presented by: Ben Lapointe Ben Doherty.
Investigation for Readout Electronics of WAC in LHAASO Shubin Liu University of Science & Technology of China April 22nd, 2009.
Multichannel Analyzers A multichannel pulse-height analyzer (MCA) consists of an ADC, a histogramming memory, and a visual display of the histogram recorded.
Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting Apr, 16, 2008.
Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.
RENO Electronics - QBEE - 장 지 승 ( 전남대학교 ) RENO Collaboration Meeting,
Waveform 2.1 Basic Digital Waveforms 2 Measurement Paul Godin Updated October 2009.
Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch 1, Herve Grabas 3, Mary.
Timing Jitter and Cross Talk in the SRS + Xray scan of FIT zigzag board Michael Phipps, Bob Azmoun, and Craig Woody 1.
1 S. E. Tzamarias Hellenic Open University N eutrino E xtended S ubmarine T elescope with O ceanographic R esearch Readout Electronics DAQ & Calibration.
5A BOARD TESTS TALITHA BROMWICH Friday, 20 March Talitha Bromwich, FONT Group Meeting DIG IN THRESHOLDS ADC LEVELS FROM STARTUP GENERAL INPUT/OUTPUT.
ArgonneBeamTest_ ppt1 Argonne Beam Test preparation Tsunefumi Mizuno Tuneyoshi Kamae
ArgonneBeamTest_ ppt1 Argonne Beam Test preparation Tsunefumi Mizuno Tuneyoshi Kamae
LANL FEM design proposal S. Butsyk For LANL P-25 group.
NA62 Gigatracker Working Group Meeting 23 March 2010 Massimiliano Fiorini CERN.
W.Skulski Phobos Workshop April /2003 Digital Pulse Processor DDC-8 (Universal Trigger Module) for PHOBOS. Wojtek Skulski University of Rochester.
PMT gain check at Indiana University. Test setup inside dark box LED white paper PMT # JT0298 channel #2 (per HPK numbering) OTHER CHANNELS MASKED WITH.
Calibration of the gain and measurement of the noise for the apv25 electronics K. Gnanvo, N. Liyanage, C.Gu, K. Saenboonruang From INFN Italy: E. Cisbani,
SPIROC update Felix Sefkow Most slides from Ludovic Raux HCAL main meeting April 18, 2007.
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
SRS Calibration Part II: Dynamic Range, Signal/Noise, Pulse Shape and Timing Jitter + initial results from scan of FIT zigzag board Michael Phipps, Bob.
C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.
SRS TIMING ANOMALY RD51 Mini-Week June 9, 2015 M. Phipps, BNL 1.
 13 Readout Electronics A First Look 28-Jan-2004.
Crashcourse Oscilloscope and Logic Analyzer By Christoph Zimmermann.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Valerio Re Università di Bergamo and INFN, Pavia, Italy
Fabio, Francesco, Francesco and Nicola INFN and University Bari
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
Inverting and Non-inverting Op-Amp
Electronic Devices Ninth Edition Floyd Chapter 13.
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
Update of test results for MCP time measurement with the USB WaveCatcher board D.Breton & J.Maalmi (LAL Orsay), E.Delagnes (CEA/IRFU)
VMM ASIC ― Status Report - April 2013 Gianluigi De Geronimo
EI205 Lecture 8 Dianguang Ma Fall 2008.
Ing shap e Wav 1.
555 Timer EEE DEPARTMENT KUMPAVAT HARPAL( )
Asynchronous Counters with SSI Gates
Iwaki System Readout Board User’s Guide
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
Update of time measurement results with the USB WaveCatcher board & Electronics for the DIRC-like TOF prototype at SLAC D.Breton , L.Burmistov,
BNL electronics: first tests
Hellenic Open University
TDC at OMEGA I will talk about SPACIROC asic
A First Look J. Pilcher 12-Mar-2004
Digital Modulation oleh Risanuri Hidayat.
Front-end electronic system for large area photomultipliers readout
VELO readout On detector electronics Off detector electronics to DAQ
Testing the PPrASIC Karsten Penno KIP, University of Heidelberg
Status of n-XYTER read-out chain at GSI
University of California Los Angeles
BESIII EMC electronics
Signal processing Lecture: Hans-Jürgen Wollersheim
High Rate Photon Irradiation Test with an 8-Plane TRT Sector Prototype
Edge-Based Circuits DIGI-260 ©Paul R. Godin gmail.com.
Mark Bristow CENBD 452 Fall 2002
TOF read-out for high resolution timing
PHENIX forward trigger review
The Ohio State University USCMS EMU Meeting, FNAL, Oct. 29, 2004
Digital Modulation oleh Warsun Najib.
Verify chip performance
ASD-TDC joint test with MDT-CSM
Presentation transcript:

Michael Lupberger Dorothea Pfeiffer VMM2 Studies Michael Lupberger Dorothea Pfeiffer 20.02.2017 RD51 miniweek This work was funded by the EU Horizon 2020 framework, BrightnESS project 676548

Schematic of Setup Pulser Oscilloscope CH1 CH2 PC with Georges VMM DCS GND VMM Hybrid 10 kW VMM2 50 W Spartan FPGA GND VMM2 50 W 10 kW VMM 1 Ch 11 VMM 1 digital data SRS NIM for SRS trg 1.7 pF M0 analog mon

VMM2 Logic

VMM2 hybrid connections

Probe at capacitor connected Overview Zoom on falling fast falling edge (negative charge) Pulser CH2 Voltage before capacitor M0: VMM analog output NIM Trigger for SRS

Probe at capacitor disconnected Zoom on falling fast falling edge (negative charge) Zoom on falling fast falling edge (negative charge) Pulser CH2 Pulser CH1 M0: VMM analog output NIM Trigger for SRS

Single pulse from pulser CH 1 Voltage before capacitor NIM Trigger for SRS M0: VMM analog output Increasing input charge

Pulses from pulser CH1 and CH2 Delay CH1 – CH2: 200 ns Peaking time 25 ns Delay CH1 – CH2: 500 ns Peaking time 50 ns Delay CH1 – CH2: 200 ns Peaking time 50 ns Delay CH1 – CH2: 500 ns Peaking time 200 ns

VMM2 digital output narrow pulses Question: What is the minimum delay, such that two pulses are resolved by the VMM logic (in the analog part, as we have seen, they are clearly separated at e.g. 200 ns and 25 ns peaking time) -> Answer: (by just looking at the frame size of the SRS packages): ≈500 ns More quantitatively: 60000 events with double pulses - over threshold flag of measured hits Dt = 600 ns Dt = 500 ns Dt = 480 ns 2x60000 pulses seen ≈ 2x60000 pulses seen But some are not over threshold (tail caught) ≈ 1x60000 pulses seen

VMM2 digital output narrow pulses Question: What is the minimum delay, such that two pulses are resolved by the VMM logic (in the analog part, as we have seen, they are clearly separated at e.g. 200 ns and 25 ns peaking time) -> Answer: (by just looking at the frame size of the SRS packages): ≈500 ns More quantitatively: 60000 events with double pulses – amplitude of measured hits Dt = 600 ns Dt = 500 ns Dt = 480 ns 2x60000 pulses seen ≈ 2x60000 pulses seen But some are not over threshold (tail caught) ≈ 1x60000 pulses seen

VMM2 digital output narrow pulses Question: Can we reconstruct the time difference between the two pulses? -> Answer: Yes we can! Dt = 600 ns Dt = 500 ns ≈ 2x60000 pulses seen But some are not over threshold (tail caught) 2x60000 pulses seen

VMM2 digital output Summary narrow pulses BC clock 40 MHz TAC slope 125 ns Gain 1 mV/fc Pulse frequency 1 kHz Shaping time 25 ns Time of threshold crossing For a time delay >= 600 ns, both pulses are recorded with the correct ADC and delay For delays between 600 ns and 480 ns, the second pulse is detected less often, with a lower ADC, and the reconstructed time delay is too small For delays < 480 ns the second pulse is lost

VMM2 digital output Wide pulses, comparison APV25 Digitized full waveform ADC Time bin [25 ns]

VMM2 digital output Wide overlapping pulses VMM2 detects first peak with correct ADC and time VMM2 detects second peak only when threshold is very high, incorrect ADC (peak minus trough) ADC Time bin [25 ns]

VMM2 digital output Summary wide overlapping pulses BC clock 40 MHz TAC slope 125 ns Gain 1 mV/fc Pulse frequency 1 kHz Shaping time 25 ns or 200 ns (overlapping) Time of threshold crossing or peak time The second peak of overlapping pulse is still partially resolved with a time delay of 600 ns, but only if the discriminator threshold is high