The University of Chicago

Slides:



Advertisements
Similar presentations
1 FTK Rear Transition Module Mircea Bogdan The University of Chicago November 11, 2014 Board Review.
Advertisements

Introduction We propose a design of Level-1 trigger and readout chain for the upcoming J-Parc experiment that supports trigger rates in excess of 100 KHz.
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
Global Trigger H. Bergauer, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H. Sakulin, J. Strauss,
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Mircea Bogdan, 5/21/041 Chicago TDC Design and Implementation Mircea Bogdan (UC)
SBS meeting VETROC application for Cerenkov triggering Alexandre Camsonne March 18 th 2015.
Mircea Bogdan, NSS2005 Oct , 2005 – Windham El Conquistador Resort, Puerto Rico1 Simultaneous Sampling ADC Data Acquisition System for the QUIET.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
FADC progress in Vienna Reported by H.Ishino for Vienna FADC group M.Pernicka and H.Steininger.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Mircea Bogdan, NSS2007 Oct. 27-Nov.3, 2007 – Honolulu, Hawaii1 Custom 14-Bit, 125MHz ADC/Data Processing Module for the KL Experiment at J-Parc M. Bogdan,
11/5/2015Mircea Bogdan1 Annie’s Central Card Status Report - 9/18/2015 The University of Chicago.
11/5/2015Mircea Bogdan1 Annie’s Central Card Status Report - 8/21/2015 The University of Chicago.
Wilco Vink 1 Outline Optical station Vertex processor board Output board Latency.
The L0 Calorimeter Trigger U. Marconi On behalf of the Bologna Group CSN1, Catania 16/9/02.
1 FADC Boards for JPARC-K Preliminary Proposal Mircea Bogdan November 16, 2006.
ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Status of TRD Pre-trigger System K. Oyama, T. Krawutschke, A. Rausch, J. Stachel, P. von Walter, R. Schicker and M. Stockmeier for the T0, V0, and TRD.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
M.Matveev Rice University March 20, 2002 EMU Muon Port Card Project.
HPS TDAQ Review Sergey Boyarinov, Ben Raydo JLAB June 18, 2014.
Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review.
Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
The LHCb Calorimeter Triggers LAL Orsay and INFN Bologna.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
Krzysztof Czuba, ISE, Warsaw ATCA - LLRF project review, DESY, Dec , XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Master Oscillator.
LHCb Outer Tracker Electronics 40MHz Upgrade
The Data Handling Hybrid
Status of the ECL DAQ subsystems
Novosibirsk, September, 2017
Test Boards Design for LTDB
ATLAS calorimeter and topological trigger upgrades for Phase 1
The Totem trigger architecture The LONEG firmware archtecture
14-BIT Custom ADC Board Rev. B
Cluster Block Status Report
Production Firmware - status Components TOTFED - status
TDC Testing Status Edge Detector test for up to 7 hits per channel:
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
Update on CSC Endcap Muon Port Card
DHH progress report Igor Konorov TUM, Physics Department, E18
AFE II Status First board under test!!.
Combined SR/SP UF Fits all of previous SP board logic! Main FPGA
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
The WaveDAQ System for the MEG II Upgrade
CoBo - Different Boundaries & Different Options of
TDCB status Jacopo Pinzino, Stefano Venditti
L0 processor for NA62 Marian Krivda 1) , Cristina Lazzeroni 1) , Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava,
CMS EMU TRIGGER ELECTRONICS
14-BIT, 125MHz ADC Module Pedestal Subtraction Mircea Bogdan
Possibilities for CPM firmware upgrade
14-BIT Custom ADC Board JParc-K Collaboration Meeting
Front-end electronic system for large area photomultipliers readout
7/10/2017 John Podczerwinski, Horatio Li
14BIT 125MHz ADC Board for JPARC-K Status Report Mircea Bogdan August 9, 2007 The University of Chicago.
PRODUCTION BOARDS TESTING
University of California Los Angeles
JParc-K DAQ System Mircea Bogdan December 9-10, 2006.
Changes from TDC Rev.B to TDC-VME64
XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,
PRODUCTION BOARDS TESTING
STAR-CBM Joint Workshop Heidelberg, Physikalisches Institut
Read Out and Data Transmission Working Group
RPC Front End Electronics
Digitally subtracted pulse between
Presentation transcript:

The University of Chicago KOTO CDT Module Status Report Mircea Bogdan The University of Chicago 10/13/2016

New CDT - Block Diagram – 8/27/2016 Minor changes to the Old MT Board: Same FPGA Same TLK chips The Changes are: 4 TLK Chips 16 x RJ45 to ADCs 2 x RJ45 to Master Clock Jitter Cleaner 1:16 Fan Out Card for LIVE, 125MHz Clock, L1A. Service all 16 ADCs in the Crate 6U VME Double Width

New CDT Module Features 8/27/2016 1 to 16 Fan-Out Module for 125MHz Clock, LIVE, L1A; Replaces the Fan-Out Crate with Modules placed in the ADC Crates; Jitter Cleaner: better signal integrity; Fully Compatible with Existing and Future (ATCA based) L2 System; Doesn’t Require any Change in L2 Firmware or Hardware.

New CDT - Block Diagram Schematic Finished: http://edg.uchicago.edu/~bogdan/KOTO_Crate_Distribution_Module/schematics.html

New CDT – Layout: 6U-Double Width LED JTAG TLK 2 x Optical Links TLK 2 x Optical Links TLK 2 x RJ45: 3-In, 1-Out 1-In, 3-Out TLK Jitter Cleaner FPGA 16 x RJ45 Fan-out To 16 ADC Boards Each RJ45: 1-In, 3-Out Clock Fan-out Layout Finished

CDT Module – Internal Clock Structure LMK03200 Stratix II Combinations of System and Local Clocks are possible; Clock applied to all FPGA sides will allow future firmware developments.

CLUSTER Trigger with the new CDT Module 8/27/2016 Before each L1A, Cluster Bits from CsI ADCs are collected by the Crate’s new CDT, via the existing CAT6 cables. All Cluster Bits are gathered into one single CDT, where the Cluster Numbers are calculated, and sent to MASTER. L1A Decision is made inside Master. Cluster Bits from CsI ADCs O/L 2Gbps CL Trigger O/L 2Gbps LVDS – 250Mbps 24Bits/12clocks 384Bits/24clocks 1152Bits/72clocks CLUSTER Trigger Function is Separate from the Fan Out

CLUSTER Trigger with the new CDT Module 10/13/2016 Trigger Veto Latency: 60-80 clocks Trigger Veto Down Time: ~20 clocks (0.28% of 35K/spill L1R) Cluster Bits from CsI ADCs TTV Trigger Veto New Trigger Module 12 x Optical Links 6U – Double Width O/L 2Gbps LVDS-625Mbps: 20bits / 4 clocks 320bits / 20 clocks

How Cluster Trigger Works A Shorter Pre-L1A pulse is sent to ADCs, 300 clocks before the actual L1A pulse; ADCs calculate the Cluster Bits (one bit per channel); Cluster Bits are sent from ADCs to CDTs via RJ45-LVDS Output; All Cluster Bits are collected into Top Trigger Veto Module(TTV); TTV sends Cluster Numbers to Master, along with a Trigger Veto (TV) pulse; Master uses Cluster Numbers to issue L1A. 300 clocks To ADCs To Master 60 clocks If two Pre-L1A pulses come within 20 clocks, the 2nd one is ignored and the corresponding L1A pulse is generated without Trigger Veto. No Data is discarded. <20 clocks

KOTO CDT Module Questions Comments Conclusions