Instruction Execution Cycle

Slides:



Advertisements
Similar presentations
Registers of the 8086/ /2002 JNM.
Advertisements

Chapter 2 (cont.) An Introduction to the 80x86 Microprocessor Family Objectives: The different addressing modes and instruction types available The usefulness.
There are two types of addressing schemes:
CHAPTER 5 INTRODUCTION TO ASSEMBLY LANGUAGE
1 Hardware and Software Architecture Chapter 2 n The Intel Processor Architecture n History of PC Memory Usage (Real Mode)
1 ICS 51 Introductory Computer Organization Fall 2006 updated: Oct. 2, 2006.
3-1 ECE 424 Design of Microprocessor-Based Systems Haibo Wang ECE Department Southern Illinois University Carbondale, IL Intel 8088 (8086) Microprocessor.
Basic Computer Organization, CPU L1 Prof. Sin-Min Lee Department of Computer Science.
Unit-1 PREPARED BY: PROF. HARISH I RATHOD COMPUTER ENGINEERING DEPARTMENT GUJARAT POWER ENGINEERING & RESEARCH INSTITUTE Advance Processor.
Basic Operational Concepts of a Computer
An Introduction to 8086 Microprocessor.
Basic Microcomputer Design. Inside the CPU Registers – storage locations Control Unit (CU) – coordinates the sequencing of steps involved in executing.
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR1 Addressing Mode.
Chapter 3 Examining Computer Memory and Executing Instructions.
Debuggers A program needed when writing any type of code Displays the contents of memory Lets you view registers and variables and see how they change.
L AB 2. P ROGRAM STRUCTURE The assembly language program consist of code, data and stack. Data segment: contains all the variable definition..Data Code.
INTRODUCTION TO MICROPROCESSOR Engr. Ammar Anwar Khan.
Microprocessor Microprocessor (cont..) It is a 16 bit μp has a 20 bit address bus can access upto 220 memory locations ( 1 MB). It can support.
Introduction To Computer Architecture Jean-Michel RICHER University of Angers France January 2003.
University of Tehran 1 Microprocessor System Design Processor Timing.
Intel 8086 (8088) Microprocessor Structure
1 เครื่องมือในการพัฒนาภาษา แอสเซมบลี้. 2 Tools Assembly language vs. machine code Edit and debugging tools Debug, program you can use to test and debug.
COMP 1321 Digital Infrastructure Richard Henson University of Worcester October 2015.
University of Sargodha, Lahore Campus Prepared by Ali Saeed.
COMP 1321 Digital Infrastructure Richard Henson University of Worcester October 2012.
Riyadh Philanthropic Society For Science Prince Sultan College For Woman Dept. of Computer & Information Sciences CS 251 Introduction to Computer Organization.
Microprocessor Fundamentals Week 2 Mount Druitt College of TAFE Dept. Electrical Engineering 2008.
Computer Organization & Assembly Language University of Sargodha, Lahore Campus Prepared by Ali Saeed.
I NTEL 8086 M icroprocessor بسم الله الرحمن الرحيم 1.
ΜComputer Structure μProcessor Memory Bus System I/O Ports.
Chapter 12 Processor Structure and Function. Central Processing Unit CPU architecture, Register organization, Instruction formats and addressing modes(Intel.
Homework Reading Lab with your assigned section starts next week
COMP 1321 Digital Infrastructure
Assembly Language Programming Part 3
Computer Organization & Assembly Language Chapter 3
ADDRESSING MODES.
ADDRESSING MODES.
University of Gujrat Department of Computer Science
Intel 8088 (8086) Microprocessor Structure
Assembly Lang. – Intel 8086 Addressing modes – 1
Basic of Computer Organization
Arithmetic Instructions
Data Representation – Instructions
Symbolic Instruction and Addressing
The fetch-execute cycle
Introduction to Assembly Language
שפת סף וארכיטקטורה של מעבד 8086
University of Gujrat Department of Computer Science
Intel 8088 (8086) Microprocessor Structure
8086 Registers Module M14.2 Sections 9.2, 10.1.
CS-401 Computer Architecture & Assembly Language Programming
DEBUG.
Interrupt Mechanism Interrupt Compared With Procedures Call MyProc
Morgan Kaufmann Publishers Computer Organization and Assembly Language
Symbolic Instruction and Addressing
CS 301 Fall 2002 Computer Organization
COMP 1321 Digital Infrastructure
Symbolic Instruction and Addressing
THE FETCH-EXECUTE CYCLE.
CNET 315 Microprocessor & Assembly Language
Lecture 06 Programming language.
Unit-I 80386DX Architecture
Program Execution.
COMP 1321 Digital Infrastructure
Chapter 6 –Symbolic Instruction and Addressing
Process.
THE FETCH-EXECUTE CYCLE.
Instruction execution and ALU
Part I Data Representation and 8086 Microprocessors
Microprocessor Lecture 7 (8086 Registers).
Presentation transcript:

Instruction Execution Cycle Fetch the next instruction place in queue update program counter Decode the instruction perform address translation fetch operands Execute the instruction perform required operation store the results in memory and/or registers update status flags attached to CPU more...

Instruction Execution Cycle

32-bit Register Set (Intel386, Intel486, Pentium)

Map of the First Megabyte of PC Memory

Map of the BIOS Data Area

Figure 5. Sample Program Written in Debug.

Running DEBUG.EXE, Assembling a Program C:\>debug -A 100 0AFE:0100 mov ax,5 0AFE:0103 add ax,10 0AFE:0106 add ax,20 0AFE:0109 mov [120],ax 0AFE:010C int 20 0AFE:010E assemble, starting at offset 100 Press ENTER to return to command mode

Tracing the Sample Program. AX=0005 BX=0000 CX=0000 DX=0000 SP=FFEE BP=0000 SI=0000 DI=0000 DS=0AFE ES=0AFE SS=0AFE CS=0AFE IP=0103 NV UP EI PL NZ NA PO NC 0AFE:0103 051000 ADD AX,0010 AX=0015 BX=0000 CX=0000 DX=0000 SP=FFEE BP=0000 SI=0000 DI=0000 DS=0AFE ES=0AFE SS=0AFE CS=0AFE IP=0106 NV UP EI PL NZ NA PO NC 0AFE:0106 052000 ADD AX,0020 AX=0035 BX=0000 CX=0000 DX=0000 SP=FFEE BP=0000 SI=0000 DI=0000 DS=0AFE ES=0AFE SS=0AFE CS=0AFE IP=0109 NV UP EI PL NZ NA PE NC 0AFE:0109 A32001 MOV [0120],AX

Tracing the Sample Program (2) MOV [0120],AX -D 120,121 0AFE:0120 35 00 AX=0035 BX=0000 CX=0000 DX=0000 SP=FFEE BP=0000 SI=0000 DI=0000 DS=0AFE ES=0AFE SS=0AFE CS=0AFE IP=010C NV UP EI PL NZ NA PE NC 0AFE:010C CD20 INT 20 -G Program terminated normally

Table 9. Commonly Used Debug Commands.