ADC Interfacing Source: http://www.edsim51.com/8051Notes/interfacing.html#adc In http://www.edsim51.com/8051Notes/interfacing.html under http://www.edsim51.com/8051Notes/index.html.

Slides:



Advertisements
Similar presentations
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
Advertisements

Data Acquisition ET 228 Chapter
Interfacing ADC to 8051.
TK Memory Interface DR MASRI AYOB. 2 Requirement and memory structure There are two types of memory: –RAM: read and write –ROM: read only Figure.
Engineering 4862 Microprocessors Lecture 26 Cheng Li EN-4012
PIC microcontrollers. PIC microcontrollers come in a wide range of packages from small chips with only 8 pins and 512 words of memory all the way up to.
MODES OF Details of Pins Pin 1 –Connected Ground Pins 2-16 –acts as both input/output. Outputs address at the first part of the cycle and outputs.
DEEPAK.P MICROPROCESSORS AND APPLICATIONS Mr. DEEPAK P. Associate Professor ECE Department SNGCE 1.
Khaled A. Al-Utaibi  Intel Peripheral Controller Chips  Basic Description of the 8255  Pin Configuration of the 8255  Block Diagram.
Input/Output. I/O Initiation & Control  Transfer of data between circuitry external to the microprocessor and the microprocessor itself.  Transfer of.
Basic I/O Interface A Course in Microprocessor
By, Prof. Tambe S. S. S.N.D. College of Engineering and Research Center Department of Electrical Engineering.
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
MODES OF Details of Pins Pin 1GND –Connected Ground Pins 2-16 AD14-AD0–acts as both input/output. Outputs address at the first part of the cycle.
CHAPTER HARDWARE CONNECTION. Pin Description 8051 family members ◦ e.g., 8751, 89C51, 89C52, DS89C4x0) ◦ Have 40 pins dedicated for various functions.
12/16/  List the elements of 8255A Programmable Peripheral Interface (PPI)  Explain its various operating modes  Develop a simple program to.
Computer Architecture Lecture 6 by Engineer A. Lecturer Aymen Hasan AlAwady 1/12/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
CIT 673 Created by Suriyong1 Micro controller hardware architechture.
EE365 - Microprocessors period 26 10/23/00 D. R. Schertz # Parallel Ports.
Interfacing Data Converters. D/A converters Design an O/P port with the address FFh to interface the 1408 D/A converter that is calibrated for 0 to 10V.
Embedded Systems Design 1 Lecture Set C Interfacing the MCS-51 to: –D/A Converter –A/D Converter.
The 8085 Microprocessor Architecture. What 8085 meant for? 80 - year of invention bit processor 5 - uses +5V for power.
Chapter Microcontroller
8085 Microprocessor: Architecture & Support Components.
Memory Systems 3/17/ Memory Classes Main Memory Invariably comprises solid state semiconductor devices Interfaces directly with the three bus architecture.
Memory Mapped IO (and the CerfBoard). The problem How many IO pins are available on the 8051? What if you are using interrupts, serial, etc…? We want.
STUDY OF PIC MICROCONTROLLERS.. Design Flow C CODE Hex File Assembly Code Compiler Assembler Chip Programming.
Digital to analog converter [DAC]
8255 Programmable Peripheral Interface
Unit Microprocessor.
Application Case Study Security Camera Controller
COURSE OUTCOMES OF Microprocessor and programming
8051 Pin - out PORT 0 PORT 1 PORT 2 PORT 3.
Everybody.
The 8085 Microprocessor Architecture
Memory Interfacing.
For further information
UNIT – Microcontroller.
Memory Systems 7/21/2018.
The 8085 Microprocessor Architecture
EE3541 Introduction to Microprocessors
Interfacing 64Kb EPROM with 8085
Hardware Source: ttp:// under
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
BVM Engineering College Electrical Engineering Department : Microprocessor and Microcontroller Interfacing Interrupts of 8051 Prepared by:
Interrupt Source: under
Memory Units Memories store data in units from one to eight bits. The most common unit is the byte, which by definition is 8 bits. Computer memories are.
Dr. Michael Nasief Lecture 2
8086/8088 Hardware Specifications
E3165 DIGITAL ELECTRONIC SYSTEM
Interrupt.
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Architecture of Microprocessor (Intel 8085) Unit-I
Interfacing Memory Interfacing.
8255.
Parallel communication interface 8255
Architecture & Support Components
PIC18F458 Analog-to-Digital
Programmable Peripheral Interface
X1 & X2 These are also called Crystal Input Pins.
8259 Programmable Interrupt Controller
Programmable Peripheral Interface
Hardware Source: ttp:// under
The 8085 Microprocessor Architecture
8051 Micro Controller.
Keypad Source: under under
Keypad Source: under under
CHAPTER HARDWARE CONNECTION.
CHAPTER 4 I/O PORT PROGRAMMING.
The Programmable Peripheral Interface (8255A)
Presentation transcript:

ADC Interfacing Source: http://www.edsim51.com/8051Notes/interfacing.html#adc In http://www.edsim51.com/8051Notes/interfacing.html under http://www.edsim51.com/8051Notes/index.html

ADCprocessor Interface Pin Function CS-bar the chip select INTR-bar The interrupt line; goes low when a conversion is complete. RD-bar enables the data lines. WR-bar is cleared and then set to start a conversion.

INTR_bar, CS_bar The INTR-bar line goes LOW once a conversion is complete, therefore it is connected to one of the external interrupt pins on the 8051. In this way, the 8051 will be interrupted when a conversion is complete and data is ready for reading. The CS-bar line is connected to ground to permanently enable the chip.

Data lines The data lines are tri-state (hence the inverted triangle symbol) which means this chip can be memory mapped and the data lines can be connected directly to the data bus. In the above example the data lines are connected to port 1, but since they are tri-state the port can also be used for something else. Only when the conversion is complete is P2.0 cleared which enables the data lines and the analogue conversion appears on port 1.

WR_bar The WR-bar line is used for starting a conversion. Clearing this line resets the internal successive-approximation register and the 8-bit shift register. When the line is set conversion begins.

Therefore, taking a reading from the ADC is a two step process: Clear and then set WR-bar to initiate a conversion. Sometime later (typically 100 us), the INTR-bar line will go LOW to indicate the conversion is complete. This will cause an external 0 interrupt and it is up to the external 0 ISR to read the data by clearing P2.0 and reading the data from port 1. Using an interrupt allows the microcontroller to do some work during the 100 us it takes to convert the analogue input into digital.