CCB to OH Tests at Rice M.Matveev Rice University May 12, 2016.

Slides:

Advertisements

Similar presentations

Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.

Advertisements

CPT Week, Nov 2003, B. Paul Padley, Rice University1 CSC Trigger Status, MPC and Sorter B. Paul Padley Rice University November 2003.

Sector Processor – to – Muon Sorter tests M.Matveev Rice University January 8, 2004.

TMB and RAT Status Report Endcap Muon OSU June 6, 2004 Martin von der Mey University of California, Los Angeles  Previous Status (OSU, April)

CSC Endcap Muon Port Card Status Mikhail Matveev Rice University.

Bart Hommels for the UK-DAQ group Status of DIF, DAQ for SiW Ecal DIF status LDA status DAQ (ODR & software) status CALICE / EUDET DAQ – DESY.

Emulator System for OTMB Firmware Development for Post-LS1 and Beyond Aysen Tatarinov Texas A&M University US CMS Endcap Muon Collaboration Meeting October.

PPIB and ODMB Status Report Rice University April 19, 2013.

Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.

PCIe Mezzanine Carrier Pablo Alvarez BE/CO. Functional Specifications External Interfaces User (application) FPGA System FPGA Memory blocks Mezzanine.

GBT Interface Card for a Linux Computer Carson Teale 1.

CMX Production Status Presented to the L1Calo Meeting on Monday 22-Sept-2014 by Dan Edmunds for the CMX Group.

CSC EMU Muon Sorter (MS) Status Plans M.Matveev Rice University August 27, 2004.

CSC Endcap Muon Port Card and Muon Sorter Upgrade Status May 2013.

CSC Endcap Muon Sorter Mezzanine Board Rice University July 4, 2014.

Muon Port Card, Optical Link, Muon Sorter Upgrade Status M.Matveev Rice University December 17, 2009.

Upgrade of the CSC Endcap Muon Port Card and Optical Links to CSCTF Mikhail Matveev Rice University 17 August 2012.

CSC EMU/Track Finder Clock and Control Board (CCB’2004) Status Plans M.Matveev Rice University August 27, 2004.

Upgrade of the CSC Endcap Muon Port Card Mikhail Matveev Rice University 1 November 2011.

CSC Endcap Muon Port Card and Muon Sorter Status Mikhail Matveev Rice University.

CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.

TTCrx Issues M.Matveev Rice University December 17, 2009.

Bart Hommels (for Matthew Wing) EUDET ext. steering board JRA3 DAQ System DAQ System Availability updates: – DIF: Detector Interface – LDA:

1 ME1/1 OTMB Production Readiness Review: Schedule and Budget Darien Wood Northeastern University For the ME1/1 Electronics Project.

SP04 Production Lev Uvarov RICE Muon Trigger Meeting August 27, 2004.

US CMS DOE/NSF Review, May Cal. Trig. 4 Gbaud Copper Link Cards & Serial Link Test Card - U. Wisconsin Compact Mezzanine Cards for each Receiver.

Monday December DESY1 GDCC news Franck GASTALDI.

US CMS DOE/NSF Review, 20 November Trigger - W. Smith1 WBS Trigger Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Status.

US Peripheral Crate VMEbus Controller Ben Bylsma EMU – ESR CERN, November 2003.

Upgrade of the CSC Endcap Muon Port Card with Spartan-6 FPGA Mikhail Matveev Rice University 30 April 2012.

CCB to OH Interface M.Matveev Rice University November 12,

GBT-FPGA Interface Carson Teale. GBT New radiation tolerant ASIC for bidirectional 4.8 Gb/s optical links to replace current timing, trigger, and control.

Marc Kelly, Maurice Goodrick, Bart Hommels CALICE / EUDET DAQ – DESY CALICE (ECAL) / EUDET DAQ: DIF and LDA Status.

M.Matveev Rice University March 20, 2002 EMU Muon Port Card Project.

Test Software for EMT Paul Padley Rice University May, 2005.

CCB to OH Interface M.Matveev Rice University February 22,

Outline Upgrade status of the ECAL/HCAL HV control mezzanine board;  Firmware design,  Setup for making functional tests and validation FPGA firmware.

The Data Handling Hybrid Igor Konorov TUM Physics Department E18.

LHCb Outer Tracker Upgrade Actel FPGA based Architecture 117 januari 2013 Outline ◦ Front end box Architecture ◦ Actel TDC ◦ Data GBT interface ◦ Data.

HO / RPC Trigger Links Optical SLB Review E. Hazen, J. Rohlf, S.X. Wu Boston University.

OTMB Development and Upgrade Plan for LS2

LHCb Outer Tracker Electronics 40MHz Upgrade

DCFEB Production for LS2

Irradiation Tests at UC Davis on May 5, 2017 M. Matveev, W

CSC Hardware Upgrade Status

Optohybrid V2 design status

LKr status R. Fantechi.

Pulsar 2b AMchip05-based Pattern Recognition Mezzanine

CCS Hardware Test and Commissioning Plan

Update on CSC Endcap Muon Port Card

CSC EMU Muon Port Card (MPC)

University of California Los Angeles

Upgrade of the CSC Endcap Muon Port Card and Optical Links to CSCTF

University of California Los Angeles

LATOME LAPP Nicolas Dumont Dayot on behalf of the LAPP team

University of California, Los Angeles Endcap Muon Purdue

GBT-FPGA Interface Carson Teale.

University of California Los Angeles

Sheng-Li Liu, James Pinfold. University of Alberta

مقدمة في الاردنيو د فضل الاكوع.

8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board

TMB, RAT, and ALCT Status Report

University of California Los Angeles

Jason Gilmore Vadim Khotilovich Alexei Safonov Indara Suarez

2 Ball-Grid Array FPGA’s

Read Out and Data Transmission Working Group

АВЛИГАТАЙ ТЭМЦЭХ ҮНДЭСНИЙ ХӨТӨЛБӨР /танилцуулга/

Sector Processor Status Report

CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.

TTC setup at MSU 6U VME-64 TTC Crate: TTC clock signal is

Presentation transcript:

CCB to OH Tests at Rice M.Matveev Rice University May 12, 2016

Hardware Status (1) • 10 CCB mezzanine boards fully assembled and tested - 3 mezzanines installed on CCB baseboards (TAMU, Rice, b.904) - Standalone boards shipped to TAMU (2) and Brussels - 4 mezzanines at Rice (later in summer 3 of them will be installed on CCBs for p.5) • Mezzanine specification and firmware for the modified CCB are available at https://padley.rice.edu/cms/projects.html#ccbgem

Hardware Status (2) • OH v.2b #2 at Rice - Arrived from TAMU for repair (dead QPLL). OK after replacement. - Passed optical data transmission test with PRBS-7 on “FPGA control link” with the commercial SFP transceiver - Connected to CCB with a 20m HDMI cable - Being used for software developments (next slide)

Software Developments • Part of EMU online software (CCB tests) • Access to 6 OHs Read FPGA IDCODE and Status register Read SYSMON from FPGA (voltages, core temperature) Program FPGA (~3 min) Program EPROM (~24 min) Hard Reset Set MUX bit to CCB or GBT paths for JTAG