INO TRIDAS presentations INO TRIDAS activities at Mumbai B.Satyanarayana DAQ system for INO prototype S.S.Upadhya Overview of nuclear instrumentation in Electronics Division, BARC Shanti Krishnan ASIC development in Electronics Division, BARC V.B.Chandratre March 31 - April 2, 2003 INO Collaboration Meeting, VECC/SINP, Kolkata
INO TRIDAS activities at Mumbai B.Satyanarayana TIFR, Mumbai bsn@tifr.res.in March 31 - April 2, 2003 INO Collaboration Meeting, VECC/SINP, Kolkata
INO Collaboration Meeting, VECC/SINP, Kolkata Working groups At TIFR K.S.Gothe, Atul Jain, S.D.Kalmani, P.Nagaraj, B.K.Nagesh, S.K.Rao, L.V.Reddy, B.Satyanarayana and S.S.Upadhya At BARC V.B.Chandratre and Shanti Krishnan March 31 - April 2, 2003 INO Collaboration Meeting, VECC/SINP, Kolkata
INO Collaboration Meeting, VECC/SINP, Kolkata TRIDAS strategies Test stand for detector R & D Instrumentation for prototype detector R & D and prototyping for full scale detector March 31 - April 2, 2003 INO Collaboration Meeting, VECC/SINP, Kolkata
Test stand for detector R & D VME based hardware from CAEN Configuration 21-slot 9U crate with CERN approved backplane Power PC 604R 400 MHz controller, SCSI HD, Ethernet and console ports, Lynx-OS VME modules Scaler, I/O register, latch, qADC and TDC Current status System configured and setup Basic readout trials and software development under progress March 31 - April 2, 2003 INO Collaboration Meeting, VECC/SINP, Kolkata
Instrumentation for prototype detector Detector size: 1m X 1m X 1m 6cm thick absorber, 1cm thick detector 14 detector layers, 28 detector readout planes 50(20) strips or channels per readout plane for a pitch of 20(50)mm Total channels are 1400(560) Components: Discriminators, latches, TDCs, Trigger, Monitoring etc. March 31 - April 2, 2003 INO Collaboration Meeting, VECC/SINP, Kolkata
Instrumentation for prototype detector (Cond.) Approach Use available resources and expertise Quick solutions and short term goals CAMAC based! Two schemes developed Non-FPGA based solution (S.S.Upadhya) FPGA based solution (Shanti Krishnan) To converge on one scheme soon (here!) and implement March 31 - April 2, 2003 INO Collaboration Meeting, VECC/SINP, Kolkata
R&D and prototyping for full scale detector Procurement of VLSI design tools at TIFR Market survey in progress, indent to be placed soon BARC’s expertise to be utilised ASIC development and prototyping activity V.B.Chandratre Small sub-groups working on various sub-systems such as VME hardware design, trigger, high voltage, slow control and monitoring, gas system, software etc. March 31 - April 2, 2003 INO Collaboration Meeting, VECC/SINP, Kolkata
INO Collaboration Meeting, VECC/SINP, Kolkata Summary Two proposed schemes FPGA based Non-FPGA based Both are technically feasible Time available for implementation is the decisive factor Some concerns on this issue for the FPGA approach _ Mixed scheme approach March 31 - April 2, 2003 INO Collaboration Meeting, VECC/SINP, Kolkata
Action plan for prototype Design of front-end electronics Detailed design of the DAQ system Identify sub-tasks, assign responsibilities, work in parallel New materials, equipment required, place orders Preparing existing hardware Crates, controllers, TDCs, scalers etc. Prototyping, PCB designs etc Debugging and testing Integration issues March 31 - April 2, 2003 INO Collaboration Meeting, VECC/SINP, Kolkata
Other important issues Setting up design infrastructure Initiation of future work BARC’s ASIC programme Identifying, funding, working together on areas of common interest Long time scales, needs long lead times Existing other spin offs for this activity March 31 - April 2, 2003 INO Collaboration Meeting, VECC/SINP, Kolkata
INO Collaboration Meeting, VECC/SINP, Kolkata And finally …. Weekly meetings of eTRIDAS team Monthly reviews A workshop at an appropriate time Minutes on INO official web site Feedback to bsn@tifr.res.in March 31 - April 2, 2003 INO Collaboration Meeting, VECC/SINP, Kolkata