COVER Full production should arrive today

Slides:



Advertisements
Similar presentations
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
Advertisements

HCAL FIT 2002 HCAL Data Concentrator Status Report Gueorgui Antchev, Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
CALICE – 12/07/07 – Rémi CORNAT (LPC) 1 ASU and standalone test setup for ECAL MAIA BEE project Overview DAQ dedicated Sensor test In situ debug and maintenance.
5 Feb 2002Alternative Ideas for the CALICE Backend System 1 Alternative Ideas for the CALICE Back-End System Matthew Warren and Gordon Crone University.
1.  Project Goals.  Project System Overview.  System Architecture.  Data Flow.  System Inputs.  System Outputs.  Rates.  Real Time Performance.
Straw electronics Straw Readout Board (SRB). Full SRB - IO Handling 16 covers – Input 16*2 links 400(320eff) Mbits/s Control – TTC – LEMO – VME Output.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
David Cussans, AIDA/CALICE DAQ Palaiseau, 10 Nov 2011 Trigger/Timing Logic Unit (TLU) for AIDA Beam-Test.
Status of NA62 straw electronics and services Peter LICHARD, Johan Morant, Vito PALLADINO.
Plans for the 2015 Run Vito Palladino Straw Working Group 2/2/2015.
Straw Electronics status and preparation for the technical run NA62 workshop Siena.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
R&D for First Level Farm Hardware Processors Joachim Gläß Computer Engineering, University of Mannheim Contents –Overview of Processing Architecture –Requirements.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
Saverio MINUTOLITOTEM Trigger Meeting 12 January ~6k wires VFAT2 CSC T1 ARM 1 8 x ~6k wires VFAT2 CSC T1 ARM 1 8 x2 1 x2x15 30 T1 TRG_TOTFED.
Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
Instrumentation DepartmentCCLRC Rutherford Appleton Laboratory28 March 2003 FED Project Plan 2003 FED Project aiming to satisfy 2 demands/timescales: Module.
Design Criteria and Proposal for a CBM Trigger/DAQ Hardware Prototype Joachim Gläß Computer Engineering, University of Mannheim Contents –Requirements.
TALK, LKr readout and the rest… R. Fantechi, G. Lamanna 15/12/2010.
Status of NA62 straw electronics Webs Covers Services Readout.
NA62 straw tracker readout status Georgios Konstantinou
SP04 Production Lev Uvarov RICE Muon Trigger Meeting August 27, 2004.
TEL62 status and plans Elena Pedreschi INFN-Pisa Thursday 08 September 2011 TDAQ WG Meeting at Mainz University.
TTC for NA62 Marian Krivda 1), Cristina Lazzeroni 1), Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava, Slovakia 3/1/20101.
S. Durkin, CMS EMU Meeting U.C. Davis Feb. 25, DMB Production 8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board 550 Production Boards.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
Straw electronics status  Signal generation and formation in straw  Webs + Cover  Backend  TTC  Services + DCS  New engineer on VIA program Georgios.
Preparation for production phase Web – New web with HV pigtail qualified (?) – Installed on 2 views in Technical run Very little effect on noise; detector.
FW and HW Status TDAQ WG 10/6/2015. Hardware MPOD: ◦ HV was NOT floating   Sensibility of current limit to external devices  Particularly for chamber.
The NA62 Spectrometer Acquisition System TWEPP 2015, Lisbon Peter Lichard and Vito Palladino - CERN On Behalf of NA62 Straw Working Group.
Straw readout status Status and plans in Prague compared with situation now Choke and error Conclusions and plans.
“TALK board status” R.Fantechi, G.Lamanna & D.Gigi (CERN)
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Plans for the 2015 Run Michal Koval, Peter Lichard and Vito Palladino TDAQ Working Group 25/3/2015.
R. Fantechi 2/09/2014. Milestone table (7/2014) Week 23/6: L0TP/Torino test at least 2 primitive sources, writing to LTU, choke/error test Week.
DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
Straw Working group Ferrara 4/9/2014. Outline Status and Plans Installation of Chambers 1-3 Chamber 4 Vacuum test SRB Readout, monitoring and software.
DHH at DESY Test Beam 2016 Igor Konorov TUM Physics Department E18 19-th DEPFET workshop May Kloster Seeon Overview: DHH system overview DHE/DHC.
Electronics and DAQ status Frontend - covers – Preparation of the final cover version and production Design finished Mounting of RJ45 verified using selective.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
Peter LICHARD CERN (for NA62) 1 NA62 Straw detector read-out system NA62 layout Straw detector Requirements for straw detector electronics Readout electronics.
E. Hazen - Back-End Report1 AMC13 Status Update ● Version 1 (5Gb/s links, Virtex-6 chip) ● 15 modules built, all but 3 distributed to colleagues.
Straw readout status Run 2016 Cover FW SRB FW.
The Data Handling Hybrid
Status of NA62 straw electronics and services
Status of NA62 straw readout
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
CALICE DAQ Developments
E. Hazen - Back-End Report
Current DCC Design LED Board
AMC13 Status Report AMC13 Update.
Production Firmware - status Components TOTFED - status
Vito Palladino Straw Working Group 23/3/2015
DHH progress report Igor Konorov TUM, Physics Department, E18
TELL1 A common data acquisition board for LHCb
CoBo - Different Boundaries & Different Options of
L0 processor for NA62 Marian Krivda 1) , Cristina Lazzeroni 1) , Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava,
Run experience Cover FW SRB FW DAQ and monitoring
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
VELO readout On detector electronics Off detector electronics to DAQ
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
sPHENIX DOE-SC CD-1/3a Review WBS 1.5.3: CalElec Digitizers
TELL1 A common data acquisition board for LHCb
FED Design and EMU-to-DAQ Test
Presentation transcript:

COVER Full production should arrive today Test bench ready (Johan) Organize shifts for testing Test all boards ASAP to know the yield and possible problems Keep covers in place when installed on the detector Clean procedure Need extra cleaning on bottom? Remote programming Firmware version 10 Developing software Ready for test soon Georgios -> Vito

SERVICES MPOD ordered Patch panels and on-detector cabling (Johan) End of January Patch panels and on-detector cabling (Johan) Dense but feasible LV cover cables with different lengths Missing LV power connector Replace by smaller one with more pins ? Also few thinner cables due to the pin limit RJ45 needs careful planning How many different lengths? Storage behind rack ~1 meter

SRB Changes in connectivity and data flow FPGA event manager Input FPGA FESRB 4 groups of 4(8) links/covers 320(400)Mb/s Output 60kHz/straw => ~4MHz events => 4M * 2r/f * 48bits/word ~= 400Mb/s 4(8) links from covers covered by FESRB FPGA now mix of high-rate and low-rate covers Equalize data flow for 4 groups (FPGAs) Helps with data reordering in time Requires clock delay control for every line/cover Cable lengths Link to EVENT_MANAGER FPGA is 1.6Gb/s synchronous with TTC FPGA event manager Input 4 links of 1.6Gb/s with expected rate of 4*400Mb/s = 1.6Gb/s Significant reserve (factor 4) for clusters Data buffered in DDR3 memory 2/4/8GB Fluctuations removed Now 2 links 2.0Gb/s (2.5 with 8B10B) to VME and TRIGGER each Probably 1 enough 1 is reserve if data flow is higher then expected Ethernet is using RGMII instead of GXB (set of lower speed links instead of 1 Gb/s link) as there is not enough high speed links (almost) all important components integrated Compiled 4Gbit versus 2Gbit DDR3 chips Availability Price fluctuates a lot, currently 10-12USD/chip (from 8 in September) 2 DDR3 controllers or 1 is enough?

COVER CONTROL, DATA, SYNCH SRB – components L0 PROCESSOR L0 LOOK_UP TABLE L0 OUT VME INTF ON-LINE MONITOR LEMO TTC TTCRx COVERS TIME REMAP WORK DATA TO PC FARM COVER CONTROL, DATA, SYNCH EVENT PROCESSOR 2(4)GB DDR3

SRB – data flow VME 2.5 Gbit/s 16x2x320Mbit/s ~10Gbit/s 1.6 Gbit/s 2x Gbit ethernet

SRB - event manager FPGA U X FE LINK FIFO DDR3 buffer TRG 2.5G 2x FE LINK FIFO VME 2.5G 2x M U X FE LINK FIFO SRAM (remap) DDR3 buffer ETH 2x FE LINK FIFO SLOW CTL VME

SRB Estimation of schedule Delayed as some problems with new technology But now much better idea FPGA event_manager is (almost) ready for system integration Finalize/optimize pinout Add control BX reset, L1 primitives Requires extra link from VME/TTC FPGA Work on FESRB FPGA in January Expected to be fast Changes to current prototype chip 4 covers instead of 2 1.6Gb link to event_manager 4 programmable clock outputs Using high speed link with phase shift

SRB VME FPGA TRIGGER FPGA Schematics + PCB design Prototype April/May CPU part could be reused from ALTERA course ethernet, USB, memory, terminal, etc VME interface current one Add 2x2Gb/s input links and DDR3 buffer TTC control mostly reusable TRIGGER FPGA Probably only pin definition 2x2Gb/s input links Output 1 ethernet, 1 ‘SRB input’ link No demanding components Schematics + PCB design Feb-> March Prototype April/May