X64.

Slides:



Advertisements
Similar presentations
Multicycle Processor Design for Dummies
Advertisements

1 ECE462/562 ISA and Datapath Review Ali Akoglu. 2 Instruction Set Architecture A very important abstraction –interface between hardware and low-level.
CPE 731 Advanced Computer Architecture ILP: Part V – Multiple Issue Dr. Gheith Abandah Adapted from the slides of Prof. David Patterson, University of.
Some Other Instruction Set Architectures. Overview Alpha SPARC i386.
Historia procesoru Nástup technologického veku ako pokračovanie ľudského rozumu.
Computers Organization & Assembly Language Chapter 1 THE 80x86 MICROPROCESSOR.
The Evolution of RISC A Three Party Rivalry By Jenny Mitchell CS147 Fall 2003 Dr. Lee.
Pentium 4 and IA-32 ISA ELEC 5200/6200 Computer Architecture and Design, Fall 2006 Lectured by Dr. V. Agrawal Lectured by Dr. V. Agrawal Kyungseok Kim.
Chapter 8: Programming the Microprocessor. Copyright ©2009 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. The Intel.
7-1 AMD Case illustrates:  Impact of leadership succession  Design and implementation of cost leadership and differentiation strategies  Technology.
Embedded Systems Programming
COMP3221: Microprocessors and Embedded Systems Lecture 2: Instruction Set Architecture (ISA) Lecturer: Hui Wu Session.
Instruction Level Parallelism (ILP) Colin Stevens.
The AMD and Intel Architectures COMP Jamie Curtis.
Cisc Complex Instruction Set Computing By Christopher Wong 1.
SQL Server 64bit Joshua Jones Database Administrator Wall Street On Demand Colorado PASSCamp 2006.
CSE378 Gen. Intro1 Machine Organization and Assembly Language Programming Machine Organization –Hardware-centric view (in this class) –Not at the transistor.
NATIONAL POLYTECHNIC INSTITUTE COMPUTING RESEARCH CENTER IPN-CICMICROSE Lab Design and implementation of a Multimedia Extension for a RISC Processor Eduardo.
Computer Organization & Assembly Language
Company LOGO High Performance Processors Miguel J. González Blanco Miguel A. Padilla Puig Felix Rivera Rivas.
History of 64-bit Computing: AMD64 and Intel Itanium Processors
Computers organization & Assembly Language Chapter 0 INTRODUCTION TO COMPUTING Basic Concepts.
Anshul Kumar, CSE IITD CS718 : VLIW - Software Driven ILP Example Architectures 6th Apr, 2006.
University of Washington Roadmap 1 car *c = malloc(sizeof(car)); c->miles = 100; c->gals = 17; float mpg = get_mpg(c); free(c); Car c = new Car(); c.setMiles(100);
RISC Architecture RISC vs CISC Sherwin Chan.
Ted Pedersen – CS 3011 – Chapter 10 1 A brief history of computer architectures CISC – complex instruction set computing –Intel x86, VAX –Evolved from.
ULTRASPARC 2005 INTRODUCTION AND ISA BY JAMES MURITHI.
ARM (Advanced RISC Machine; initially Acorn RISC Machine) Load/store architecture 65 instructions (all fixed length – one word each = 32 bits) 16 registers.
With a focus on floating point.  For floating point (i.e., real numbers), MASM supports:  real4  single precision; IEEE standard; analogous to float.
Next Generation ISA Itanium / IA-64. Operating Environments IA-32 Protected Mode/Real Mode/Virtual Mode - if supported by the OS IA-64 Instruction Set.
X86_64 programming Tutorial #1 CPSC 261. X86_64 An extension of the IA32 (often called x86 – originated in the Intel 8086 processor) instruction set to.
Unit II Intel IA-64 and Itanium Processor By N.R.Rejin Paul Lecturer/VIT/CSE CS2354 Advanced Computer Architecture.
1 IA32 Size Optimisation ToDo x86 design Size contra speed Why? How? Security aspects.
Computer Science 516 Intel x86 Overview. Intel x86 Family Eight-bit 8080, 8085 – 1970s 16-bit 8086 – was internally 16 bits, externally 8 bits.
Spring 2016Machine Code & C Roadmap 1 car *c = malloc(sizeof(car)); c->miles = 100; c->gals = 17; float mpg = get_mpg(c); free(c); Car c = new Car(); c.setMiles(100);
Loose Ends and x Opening Discussion zWhat did we talk about last class? zHave you seen anything interesting in the news?
Hoda Roodaki AVR Family Overview Hoda Roodaki
IA32 Processors Evolutionary Design
Roadmap C: Java: Assembly language: OS: Machine code: Computer system:
Homework Reading Machine Projects
Other Processors.
Chapter 1: An Overview of Computers and Programming Languages
Basics Of X86 Architecture
Flow Path Model of Superscalars
عمارة الحاسب.
MIPS Assembly.
64 BIT COMPUTING By: Kapil Kaushik VIII Sesmester(IT)
Some Real Machines Intel® M80C186 CHMOS High Integration 16-bit Microprocessor Intel® Itanium™ 64-bit Microprocessor (IA-64)
Comparison of AMD64, IA-32e extensions and the Itanium architecture
5.6 Real-World Examples of ISAs
Alex Saify Chad Reynolds James Aldorisio Brian Bischoff
Evolution of ISA’s ISA’s have changed over computer “generations”.
What is Computer Architecture?
What is Computer Architecture?
What is Computer Architecture?
Evolution of ISA’s ISA’s have changed over computer “generations”.
Course Outline for Computer Architecture
Evolution of ISA’s ISA’s have changed over computer “generations”.
CPU Structure CPU must:
CS334: MIPS language _Mars simulator Lab 2_1
First Generation 32–Bit microprocessor
Machine-Level Programming I: Basics Comp 21000: Introduction to Computer Organization & Systems Instructor: John Barr * Modified slides from the book.
The von Neumann Machine
Evolution of ISA’s ISA’s have changed over computer “generations”.
Principles of Computers 14th Lecture
IA-64 Vincent D. Capaccio.
CSE378 Introduction to Machine Organization
Predication ECE 721 Prof. Rotenberg.
Presentation transcript:

x64

x64 (or x86-64) Smooth the transition from x86 (32-bits) to x64 (64-bits). x64 is a generic name for the 64-bit extensions to Intel’s and AMD’s 32-bit x86 instruction set architecture (ISA). AMD introduced the first version of x64, initially called x86-64 and later renamed AMD64. Intel named their implementation IA-32e and then EMT64. There are some slight incompatibilities between the two versions, but most code works fine on both. We call this intersection x64.

General x64 architecture

x64 assembler Use MASM64 (ml64.exe) that is available with Visual C++ Express v10.

Other Intel architectures Intel’s RISC processor discontinued (last brochure from 2002)

Other Intel architectures Itanium (IA-64) originated at HP 128 64-bit general purpose registers 128 82-bit floating-point registers each 128-bit instruction word contains three instructions (VLIW) called RISC-like future is questionable (McMillan, Robert (2012-02-01). "HP Paid Intel $690 Million To Keep Itanium On Life Support," wired.com.)