SEABAS/EUTelescope Integration Idea

Slides:



Advertisements
Similar presentations
Flip-Flops and Registers
Advertisements

BOUNDARY SCAN.
Dr. Rabie A. Ramadan Al-Azhar University Lecture 3
Programmable Interval Timer
Lab 09 :D Flip Flop, Shift Registers and Switch Bounce: Slide 2 Slide 3 The D Flip Flop. 4-Bit Shift Register. Slide 4 Shift Register De-bounce System:
Chapter 10 Flip-Flops and Registers Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. William Kleitz.
24 September 2002Paul Dauncey1 Trigger issues for the CALICE beam test Paul Dauncey Imperial College London, UK.
Portable Obstacle Course Shadle Stewart (Project Lead – ME) Samir Mian (CE) Allison Hill (EE) Nicolette McGeorge (IE) Jared Berman (ME)
FPIX2 Project Zhou & JC. Using the Default Firmware 4 Connector (A,B,C,D) on the PMC board A & B SAMTEC Connector in the firmware Only A connector on.
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
Emlyn Corrin, DPNC, University of Geneva EUDAQ Status of the EUDET JRA1 DAQ software Emlyn Corrin, University of Geneva 1.
Rabie A. Ramadan Lecture 3
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
David Cussans, AIDA/CALICE DAQ Palaiseau, 10 Nov 2011 Trigger/Timing Logic Unit (TLU) for AIDA Beam-Test.
David Cussans/Scott Mandry, NIKHEF, October 2008 TLU v0.2.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
Flip-Flops and Registers
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 17 Dr. Shi Dept. of Electrical and Computer Engineering.
8279 KEYBOARD AND DISPLAY INTERFACING
I2C Master Core Simulation Environment. I2C Master Core Requirements Coverage (*) Requirement I2C IP RS-906: The I2C IP shall define the period of time,
SEABAS DAQ development for T3MAPS Readout Abhijeet Sohni (with – Max Golub, Raymond Mui and Sean Zhu) Fall Quarter 2014.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
TALK, LKr readout and the rest… R. Fantechi, G. Lamanna 15/12/2010.
PPI-8255.
Sequential logic circuits
DEPARTEMENT DE PHYSIQUE NUCLEAIRE ET CORPUSCULAIRE JRA1 - Data Acquisition Status Report Daniel Haas DPNC Genève Extended SC Meeting 1 Sep 2008.
Chapter 10 Flip-Flops and Registers 1. Objectives You should be able to: Explain the internal circuit operation of S-R and gated S-R flip-flops. Explain.
BTeV in PHENIX: Pixel Readout Chip Basics David Christian Fermilab December 5, 2005.
JRA-1 Meeting, Jan 25th 2007 A. Cotta Ramusino, INFN Ferrara 1 EUDRB: A VME-64x based DAQ card for MAPS sensors. STATUS REPORT.
Kevin Nash MaPSA-Light test system 1. The System 2.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
October Test Beam DAQ. Framework sketch Only DAQs subprograms works during spills Each subprogram produces an output each spill Each dependant subprogram.
Lab 12 :JK Flip Flop Fundamentals: Slide 2 Slide 3 JK Flip-Flop. JK Flip-Flop and waveform diagrams.
ATLU for AIDA High Rate Synchronous as well as Asynchronous 21/11/2013 David Cussans, AIDA WP9.3, DESY 1.
David Cussans, 18 th October 2006 Status of the JRA1 Trigger Logic Unit (TLU)
AIDA 3rd Annual Meeting1 First test of MCM prototype board 1 G. De Lentdecker 2 L. Jönsson 2 U. Mjornmark 1 Y. Yang 3 F. Zhang 1 Université Libre de Bruxelles.
AIDA (mini) Trigger/Timing Logic Unit (mini TLU) Introduction Status Plans Summary 21/11/2013David Cussans, AIDA WP9.3, DESY1.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
End OF Column Circuits – Design Review
Development of T3Maps adapter boards
Sequential Logic An Overview
Digital Interface inside ASICs & Improvements for ROC Chips
AHCAL Beam Interface (BIF)
Introduction An interrupt is an event which informs the CPU that its service (action) is needed. Sources of interrupts: Internal fault (e.g.. divide by.
Iwaki System Readout Board User’s Guide
APV Readout Controllers DAQ
Plans for TLU v0.2.
FMC adapter status Luis Miguel Jara Casas 5/09/2017.
Activities so far Meeting at Imperial, Paul and Matt
Flip-Flop.
Dr. Michael Nasief Lecture 2
AIDA (mini) Trigger/Timing Logic Unit (mini TLU)
Flip Flop.
Latches and Flip-flops
Lesson Objectives Aims
8254 Timer and Counter (8254 IC).
AT91 Memory Interface This training module describes the External Bus Interface (EBI), which generatesthe signals that control the access to the external.
PICkit1 FLASH Starter Kit
Serial Communication Interface: Using 8251
Master I/O Connectors PL12 PL14 PL21 PL20 PL17.
Integer Square Root Lecture L8.0.
Tests Front-end card Status
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Trigger issues for the CALICE beam test
FLIP-FLOPS.
14 Digital Systems.
The Programmable Peripheral Interface (8255A)
CBETA bunch pattern and BPM trigger generator Version 2
Presentation transcript:

SEABAS/EUTelescope Integration Idea Bo Wang

Content TLU introduction Implementation Request

TLU(Trigger Logic Unit) The TLU serves as a trigger system for both the EUDAQ system and the DUT(Device Under Test, which in our case is T3MAPS) DAQ system. In this way we can readout the hits on the MIMOSA sensor and hits on T3MAPS at the same time. We can compare the hits data thus verifying if our sensor chip is correctly functioning.

TLU-DUT interface The TLU and DUT use RJ45 connector to connect to each other. This is the pin mapping (all signals are LVDS) 1. TRIGGER CLOCK- (input to TLU) 2. TRIGGER CLOCK+ (input to TLU) 3. BUSY- (input to TLU) 4. RESET- (output from TLU) 5. RESET+ (output from TLU) 6. BUSY+ (input to TLU) 7. TRIGGER- (output from TLU) 8. TRIGGER+ (output from TLU)

TLU-DUT interface (handshake) There are three handshaking modes with TLU and DUT, for our purpose we will use the Trigger Data Handshake Mode. It is described as follows: 1. TLU receives trigger from beam scintillators 2. TLU asserts TRIGGER (Input to our DUT) 3. On receipt of TRIGGER going high, the detector asserts BUSY(output from our DUT) 4. On receipt of BUSY going high, TLU de-asserts TRIGGER and switches the TRIGGER line to the output of a shift register holding the trigger number/data. 5. The DUT clocks data out of the shift register by toggling TRIGGER CLOCK(output from our DUT). Data changes on the rising edge of TRIGGER CLOCK. The least significant bit of the trigger data is shifted out first. The DUT should issue 16 clock pulses which will clock out the bottom 15-bits of the trigger number and return the TRIGGER line to logical low. TRIGGER line when the DUT returns the BUSY line to logical low. 6. After clocking out the trigger number (and the detector being ready to take more data, the DUT de-asserts BUSY) 7. System is ready for triggers again.

Implementation Request 1. PCB board requirement: Currently the SEABAS-T3MAPS adapter card has two problems (1) The connector at the bottom is too lose, thus we need a redesign of the board and include two connectors instead of one (2) We need a RJ45 plug on the adapter card that connects to the bottom connector of the adapter card in order to implement TLU. 2. Firmware Requirement: Additional Inputs and Outputs(LVDS pairs): Input: Trigger Output: Busy and TriggerClock Firmware need to be able to read and send data when triggered, and clock out the time stamp by toggling trigger clock. 3. Software Requirement: Need to respond to trigger and send T3MAPS command to SEABAS and receive data when data is available. (Some of this part could be hardcoded on the firmware side.)