SVT Improvement (Track counting in GhostBuster board)

Slides:



Advertisements
Similar presentations
Cascading Style Sheets
Advertisements

SVT as a Level 2 Processor Bill Ashmanskas, L2 Trigger Review, Synopsis –Is SVT or the SVT architecture suitable for making L2 decisions? –Are.
CY2003 Computer Systems Lecture 05 Semaphores - Theory.
1 Introduction to Computability Theory Lecture12: Reductions Prof. Amos Israeli.
MICE Tracker Front End Progress Tracker Data Readout Basics Progress in Increasing Fraction of Muons Tracker Can Record Determination of Recordable Muons.
Summary Ted Liu, FNAL Feb. 9 th, 2005 L2 Pulsar 2rd IRR Review, ICB-2E, video: 82Pulsar
Modeling System Events Adapted from: Systems Analysis and Design in a Changing World, 2nd Edition by John W. Satzinger, Robert Jackson and Stephen Burd.
SVT L.Ristori1 SVT Workshop July 22, 2003 Summary (1) Minimal upgrade for run IIb silicon –Detailed bit level format for hits from HF’s to Mergers needs.
F8-Noncommercial-Based Forensic Duplications Dr. John P. Abraham Professor UTPA.
Emlyn Corrin, DPNC, University of Geneva EUDAQ Status of the EUDET JRA1 DAQ software Emlyn Corrin, University of Geneva 1.
SVT workshop October 27, 1998 XTF HB AM Stefano Belforte - INFN Pisa1 COMMON RULES ON OPERATION MODES RUN MODE: the board does what is needed to make SVT.
Computer Science Department Data Structure & Algorithms Problem Solving with Stack.
Chapter 4: Decision Making with Control Structures and Statements JavaScript - Introductory.
Shorewood Planner. Purpose: Students will learn how writing can enhance memory and organization Students will learn how to use planners to keep track.
Simple ideas on how to integrate L2CAL and L2XFT ---> food for thoughts Ted May 25th, 2007.
Status of Tev IPMs September 3, 2008 Andreas Jansson.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
 Lecture 2 Processor Organization  Control needs to have the  Ability to fetch instructions from memory  Logic and means to control instruction sequencing.
1 Programming of FPGA in LiCAS ADC for Continuous Data Readout Week 5 Report Tuesday 29 th July 2008 Jack Hickish.
A)Convert positive denary whole numbers (0-255) into 8-bit binary numbers and vice versa b)Add two 8-bit binary integers and explain overflow errors which.
1 MICE Tracker Readout Update AFE IIt firmware development VLSB firmware development Hardware progress Summary Terry Hart, MICE Tracker Meeting, August.
Computer Architecture Lecture 15 Fasih ur Rehman.
L2 Status and Plan Matt Worcester, Heather Ray, Monica Tecchio, Myron Campbell, Jane Nachtman, David Saltzberg, Tom Wright, Steve Kuhlmann, Karen Byrum,
Can we tag on SVT at L2? Bill Ashmanskas, CDF TDSWG meeting, SVT has been producing fitted tracks since April Resolution has improved, fake.
GAIA (Genetic Algorithm Interface Architecture) Requirements Analysis Document (RAD) Version 1.0 Created By: Charles Hall Héctor Aybar William Grim Simone.
L2toTS Status and Phase-1 Plan and Pulsar S-LINK Data Format Cheng-Ju Lin Fermilab L2 Trigger Upgrade Meeting 03/12/2004.
Numerical formats What’s the main idea? Want to represent numbers (eg: 45, -12, ) using only bits. We’ve already seen (or you can read in the book)
1 Programming of FPGA in LiCAS ADC for Continuous Data Readout Week 6 Report Wednesday 6 th August 2008 Jack Hickish.
M. Adinolfi – University of Oxford – MAPMT Workshop – Imperial College 27 June Status of the PINT chip M. Adinolfi University of Oxford.
Straw readout status Status and plans in Prague compared with situation now Choke and error Conclusions and plans.
1 AFE IIt/VLSB Update Terry Hart, MICE Tracker Phone Conference, August 20, 2007.
Calliope-Louisa Sotiropoulou FTK: E RROR D ETECTION AND M ONITORING Aristotle University of Thessaloniki FTK WORKSHOP, ALEXANDROUPOLI: 10/03/2014.
Powerpoint Templates Data Communication Muhammad Waseem Iqbal Lec # 15.
GEM Firmware Concerns & Development Plans GEM Firmware Workshop February 2016 Texas A&M University 1.
CRJ 303 Week 3 Assignment Research Paper Proposal Check this A+ tutorial guideline at
DBM 265 Week 5 Learning Team Assignment Virtual Organization Project Proposal Paper and Presentation This paper is based on Smith Consulting Client Project.
Straw readout status Run 2016 Cover FW SRB FW.
Common Readout Unit (CRU) workshop CERN Mars 2016
Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir. A.C. Verschueren Eindhoven University of Technology Section of Digital.
Data Link Layer Flow Control.
Negative Numbers and Subtraction
Alberto Valero 17 de Diciembre de 2007
OLD LOGIC AMBSlim5.
* Initialization (power-up, run)
Testing Validity With Venn Diagrams
Connection btw FE and Merger
Status of the Beam Phase and Intensity Monitor for LHCb
NDSA Online Assessment Training 2016
Unit 2 Programming.
Level-1 Calo Monitoring
Module 3 Expenditure Cycle Using SAP Individual Assignment
CPM plans: the short, the medium and the long
PIXEL patch efficiency
11.1 Interrupt Mechanism, Type, and Priority
VisualDSP++ and Test Driven Development What happened last lecture?
CONFLICT OF INTEREST GUIDELINES A Learning Module Created by the Dominion Leadership and Development Committee.
RADIATION induced failures in LHC 28th June 2011
Aim: How do we use quadratic formula to solve equation?
Chapter 3 DataStorage Foundations of Computer Science ã Cengage Learning.
Solutions Markov Chains 2
Collection Process and Collection Events Overview
EVENT PROJECTION Minzhao Liu, 2018
Missing B-tracks in L1 trigger
Global Trigger and Global Muon Trigger
Avoiding Run-on Sentences, Comma Splices, and Fragments
Binary.
FED Design and EMU-to-DAQ Test
A System For Managing Career Learning
and Forecasting Resources
Distributed Snapshots
Presentation transcript:

SVT Improvement (Track counting in GhostBuster board) Motivation: Processing time of L2 can be significantly reduced (2-3us level?) using # of good tracks counted by SVT GhostBuster(GB) board. (good track: Pt>2GeV/c, chisq<15, d0>100um) studied by Kristian Hahn, idea: Bill Ashmanskas Jonathan Lewis Number of good track(s) > 0 and >1 (2 bit assignment) in SVT End of Event (EoE) could be useful for the fast decision of L2 alpha program.

Track counting in SVT GB board (cont’) Changing GB firmware is not so hard, takes ~2 weeks including test. Therefore, only discussion for 2 bit assignment of EoE is needed 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 HD DS L2B L1T Error Flags PA Event Tag (BC) Essential for SVT and/or L2 Note: bit 9 : Parity error bit 10: Lost sync bit 11: FIFO overflow bit 12: Invalid data bit 13: Internal overflow bit 14: Truncated Output bit 15: G-link lost lock bit 16: Parity error to L2? Relatively low priority (1) There are almost no resources without overriding error bit. (Bit 16 is not used yet, but useful in future: tracklist overrides ) (2) bit 17, 18 are useful to check the data. (bit 17 may be used in diff Pt cut) (3) I proposed the overriding the bit 13(N>0) and 14(N>1). Bit 13 and 14 is not a real error condition.

Current situation for error bit bit 13 and 14 error is naturally occurred in SVT and indeed happened in almost every events. They are set so often and carries almost no information. bit 15 is never set (if this happens, SVT stopped processing). So, this bit is also OK to use. These can be checked by SPYMON until the GB though SVTD information for overridden error bits will be lost. (since SVTD readout is after the EE modification) GB timing SPY SVTD L2 track list GB track Proc. Candidate for EE modification

Summary Counting the number of good tracks inside GB could improve the L2 processing time significantly. (worth while trying) Firmware changing is not so hard. It takes a couple of weeks including the test, optimistically. I propose bit 13 and 14 overridden. (If there is no strong objections, this is the simplest and safest for current SVT configuration).