Ultimate Theoretical Models of Nanocomputers

Slides:



Advertisements
Similar presentations
Computer Organization Lab 1 Soufiane berouel. Formulas to Remember CPU Time = CPU Clock Cycles x Clock Cycle Time CPU Clock Cycles = Instruction Count.
Advertisements

Performance What differences do we see in performance? Almost all computers operate correctly (within reason) Most computers implement useful operations.
Razdan with contribution from others 1 Algorithm Analysis What is the Big ‘O Bout? Anshuman Razdan Div of Computing.
1 Lecture 5: Part 1 Performance Laws: Speedup and Scalability.
Reversible Computing Architectural implementation using only reversible primitives Perform logical operations in a reversible manner May be used to implement.
CSCI 4717/5717 Computer Architecture
Complexity of Algorithms
Physical Limits of Computing Dr. Mike Frank CIS 6930, Sec. #3753X Spring 2002 Lecture #30 Reversible Scaling Analysis II: With Leakage / Comm. Limits Wed.,
Performance Tuning John Black CS 425 UNR, Fall 2000.
1 Potential for Parallel Computation Chapter 2 – Part 2 Jordan & Alaghband.
Improving Dynamic Voltage Scaling Algorithms with PACE Jacob R. LorchAlan Jay Smith University of California Berkeley June 18, 2001 To make the most of.
Embedded Systems. What is Embedded Systems?  Embedded reflects the facts that they are an integral.
1 Processor design Programming Language Design and Implementation (4th Edition) by T. Pratt and M. Zelkowitz Prentice Hall, 2001 Section 11.3.
SPRING 2012 Assembly Language. Definition 2 A microprocessor is a silicon chip which forms the core of a microcomputer the concept of what goes into a.
Feeding Parallel Machines – Any Silver Bullets? Novica Nosović ETF Sarajevo 8th Workshop “Software Engineering Education and Reverse Engineering” Durres,
DCS/1 CENG Distributed Computing Systems Measures of Performance.
CSC 108H: Introduction to Computer Programming Summer 2011 Marek Janicki.
Introduction to Machine Learning, its potential usage in network area,
Sub-fields of computer science. Sub-fields of computer science.
CS203 – Advanced Computer Architecture
QUANTUM COMPUTING: Quantum computing is an attempt to unite Quantum mechanics and information science together to achieve next generation computation.
Computer Organization and Machine Language Programming CPTG 245
COMPUTATIONAL MODELS.
A DFA with Extended Character-Set for Fast Deep Packet Inspection
Visit for more Learning Resources
VLSI Testing Lecture 5: Logic Simulation
VLSI Testing Lecture 5: Logic Simulation
Big-O notation.
A New Coherence Method Using A Multicast Address Network
The University of Adelaide, School of Computer Science
Vishwani D. Agrawal Department of ECE, Auburn University
A Quantitative Analysis of Stream Algorithms on Raw Fabrics
Architecture & Organization 1
Overview Introduction General Register Organization Stack Organization
Circuits and Interconnects In Aggressively Scaled CMOS
VLSI Testing Lecture 6: Fault Simulation
Use of computers to represent real life situations
Morgan Kaufmann Publishers
Types of Concurrent Events
A First Look J. Pilcher 12-Mar-2004
On-Time Network On-chip
Lecture 7 Fault Simulation
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES
VLSI Testing Lecture 6: Fault Simulation
Prof. Yosef Ben-Ezra Founder & Chief Technology Officer
CSCI1600: Embedded and Real Time Software
Architecture of Systola 1024
Lecture 2: Performance Today’s topics: Technology wrap-up
Architecture & Organization 1
Presented by LINGLING MENG( ), XUN XU( )
Chapter 10: IC Technology
Computer Architecture
Ghifar Parahyangan Catholic University August 22, 2011
1.1 The Characteristics of Contemporary Processors, Input, Output and Storage Devices Types of Processors.
Chapter 10: IC Technology
MICRO-50 Swamit Tannu Zachary Myers Douglas Carmean Prashant Nair
Embedded Processors.
Processor design Programming Language Design and Implementation (4th Edition) by T. Pratt and M. Zelkowitz Prentice Hall, 2001 Section 11.3.
Types of Concurrent Events
Presented By: Darlene Banta
Performance Evaluation
Performance Measurement
CS184a: Computer Architecture (Structure and Organization)
Chapter 10: IC Technology
CSCI1600: Embedded and Real Time Software
Efficient flooding with Passive clustering (PC) in Ad Hoc Networks
Processor design Programming Language Design and Implementation (4th Edition) by T. Pratt and M. Zelkowitz Prentice Hall, 2001 Section 11.3.
Course Code 114 Introduction to Computer Science
Chapter 4 The Von Neumann Model
Presentation transcript:

Ultimate Theoretical Models of Nanocomputers Michael P. Frank MIT Artificial Intelligence Lab

Goal of this Work Outline a model of computation that can be used as the basis for the design of the most efficient possible computer architectures and algorithms, across a wide range of technologies and scales, from today’s technology all the way down to the nano-scale.

Who we are Work done as part of the MIT Reversible Computing Project 8/27/2018 Who we are Work done as part of the MIT Reversible Computing Project PI: Thomas F. Knight Jr. With guidance from Norman H. Margolus Other project members: Carlin Vieri, Matt Becker, M. Josephine Ammer, Matt DeBergalis

Ultimate Models of Computation 8/27/2018 Ultimate Models of Computation Usable as basis for the design of a scalable architecture for a family of physical computer implementations in an achievable technology. Accurately model the scaling behavior of computers as problem sizes increase. Performance on any class of computations scales as well as for any physically possible architecture.

Benefits of Ultimate Models 8/27/2018 Benefits of Ultimate Models Provides a final standard for algorithm design - best algorithms are really best. Allows algorithm design independently of implementation technology. Performance-scaling predictions remain valid as technology improves and problem sizes get larger

Physical Constraints Shaping the Ultimate Model

Limit on Processing Rate in Irreversible Computers A - min. area of enclosing surface F - max. rate entropy flux per area S - min. entropy generated per op r - total rate of operation per time FA S r = Processing rate scales with surface area, not volume S can never be less than 1 bit, per bit irreversibly erased by an operation F limited by temp. and energy density

Reversible Logic Devices Logically reversible Asymptotically physically reversible Entropy per op proportional to speed Entropy per time quadratic in speed Large variety of implementation technologies with this behavior. Entropy coefficient or “badness” b varies widely. S = b t S / t = b / t 2

Limit of Processing Rate in Reversible Machines Entropy per operation S = b / t Rate entropy generation R = nS / t Number of devices n = d / V Total rate of operation r = n / t Surface area (square side) A = d Entropy removal rate R = FA d V 3 r A d F = b V 2 2 Beats irreversible r/A = F/S when d > FbV / S

Spreading things out If algorithm requires no communication: Spread out processors arbitrarily No speed advantage to reversibility Still, less energy dissipated per op. If alg. requires local communication, delay ~ cycle time, N  N  N array Irreversible t = (N ), reversible t = O(N ). Reversible advantage only O(N ) 1/3 1/4 1/12

A Proposed Ultimate Architecture 3-D mesh of reversible PEs, each with: Fixed CPU made of reversible logic devices Fixed-size reversible memory Variable speed of operation Include bounded-flux networks for: Communication Entropy removal (cooling) Power delivery

Caveats: May not scale as well as analog systems considered as computers (e.g. wind tunnels) Neglects possibility of quantum coherent computation Not yet known to be scalable Model can be extended to include it if needed Ignores effects of gravity At sufficiently large scales, scaling laws change

Algorithmic Issues At worst, simulate irreversible machine. Array simulations of 3-D reversible systems No production of computational entropy. Run strictly faster on the reversible mesh. For other applications: benefits unclear Cost of uncomputing information may exceed benefits of 3D Best algs for some problems may be 2D irrev.

Entropy transport (cooling) technologies Max entropy flux F, bit sec^-1 cm^-2: 1 mm^2, 1 Gb/s optic fiber: 10^13 Passive emission 100W, 1cm^2, T>300K: 3x10^22 Drexler fractal plumbing, 10 kW/cm^2, T=273K: 3.8x10^24 1 bit/Ang^3 @ 1 m/s: 10^26 1 bit/Ang^3 @ 0.1 c: 10^33

Entropy generation in irreversible technologies Entropy per operation S, in bits: 0.5 um CMOS @ 300K: 10^8 Best modern CMOS, 1/2 CV^2 = 10^-14 J @ <900K: 10^6 Likharev’s superconducting logic, 10^-18 J@5K: 2.1x10^4 Lowest possible: 1 bit, per bit irreversibly lost

Entropy coefficients of reversible technologies

Scales above which reversible computing is a win

MIT Reversible Computing Project - What We’re Doing Design & fab a complete reversible RISC-style processor. Reversible memory. Resonant energy-recovery power supplies. Reversible high-level language & compiler Reversible algorithms and applications

What’s Next Prototype reversible mesh computer for fast physical simulations Develop efficient algorithms for a variety of problems Need a high-level programming model for physical algorithms Reversible manufacturing?