Some basic ideas (not a solution)

Slides:



Advertisements
Similar presentations
Track Trigger Designs for Phase II Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen, S.X. Wu, (Boston.
Advertisements

1 ACES Workshop, March 2011 Mark Raymond, Imperial College. Two-in-one module PT logic already have a prototype readout chip for short strips in hand CBC.
Jan. 2009Jinyuan Wu & Tiehui Liu, Visualization of FTK & Tiny Triplet Finder Jinyuan Wu and Tiehui Liu Fermilab January 2010.
CSC1016 Coursework Clarification Derek Mortimer March 2010.
28 Feb 2006Digi - Paul Dauncey1 In principle change from simulation output to “raw” information equivalent to that seen in real data Not “reconstruction”,
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Striplet option of Super Belle Silicon Vertex Detector Talk at Joint Super B factory workshop, Honolulu 20 April 2005 T.Tsuboyama.
L1 CTT May 14, 2002 New Scheme for Tracking Marvin Johnson.
February 19th 2009AlbaNova Instrumentation Seminar1 Christian Bohm Instrumentation Physics, SU Upgrading the ATLAS detector Overview Motivation The current.
The Track-Finding Processor for the Level-1 Trigger of the CMS Endcap Muon System D.Acosta, A.Madorsky, B.Scurlock, S.M.Wang University of Florida A.Atamanchuk,
Proposal by the Numbers 3 Trigger layers (plus 2 “short” layers) provide full coverage to eta=??? in 15 degree sectors Hits collected in real time, sent.
PERFORMANCE OF THE MACRO LIMITED STREAMER TUBES IN DRIFT MODE FOR MEASUREMENTS OF MUON ENERGY - Use of the MACRO limited streamer tubes in drift mode -Use.
CALTECH CS137 Winter DeHon 1 CS137: Electronic Design Automation Day 12: February 6, 2006 Sorting.
Faster tracking in hadron collider experiments  The problem  The solution  Conclusions Hans Drevermann (CERN) Nikos Konstantinidis ( Santa Cruz)
PicoTDC Features of the picoTDC (operating at 1280 MHz with 64 delay cells) Focus of the unit on very small time bins, 12ps basic, 3ps interpolation Interpolation.
1 Digital Active Pixel Array (DAPA) for Vertex and Tracking Silicon Systems PROJECT G.Bashindzhagyan 1, N.Korotkova 1, R.Roeder 2, Chr.Schmidt 3, N.Sinev.
ATLAS Forward Detector Trigger ATLAS is presently planning to install forward detectors (Roman Pot system) in the LHC tunnel with prime goal to measure.
Hashing Sections 10.2 – 10.3 CS 302 Dr. George Bebis.
Barrel RPC Chamber consists of 2 double-gaps, each equipped with a common plane of 96 strips read-out by 6 front-end boards. The two double- gaps have.
14/6/2000 End Cap Muon Trigger Review at CERN 1 Muon Track Trigger Processing on Slave and Hi-pT Boards C.Fukunaga/Tokyo Metropolitan University TGC electronics.
NA62 Trigger Algorithm Trigger and DAQ meeting, 8th September 2011 Cristiano Santoni Mauro Piccini (INFN – Sezione di Perugia) NA62 collaboration meeting,
A Pattern Recognition Scheme for Large Curvature Circular Tracks and Its FPGA Implementation Example Using Hash Sorter Jinyuan Wu and Z. Shi Fermi National.
G. Volpi - INFN Frascati ANIMMA Search for rare SM or predicted BSM processes push the colliders intensity to new frontiers Rare processes are overwhelmed.
Jan, 2001CMS Tracker Electronics1 Hybrid stability studies Multi – chip hybrid stability problem when more then ~ 2 chips powered up -> common mode oscillation.
Some thoughts on the New Small Wheel Trigger Issues V. Polychronakos, BNL 10 May,
JFEX Uli Schäfer 1 Mainz. L1Calo Phase-1 System Uli Schäfer 2 CPM JEM CMX Hub L1Topo ROD JMM PPR From Digital Processing System CPM JEM CMX Hub L1Topo.
Fast Tracking of Strip and MAPS Detectors Joachim Gläß Computer Engineering, University of Mannheim Target application is trigger  1. do it fast  2.
ATLAS Trigger Development
2001/02/16TGC off-detector PDR1 Sector Logic Status Report Design Prototype-(-1) Prototype-0 Schedule.
December 16, 2005M Jones1 New Level 1 Track Triggers Outputs from SLAM provide lists of axial tracks plus associated stereo information Consider new Level.
B.Satyanarayana (For INO collaboration) Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai, 400.
CMS Upgrade Workshop - Fermilab Trigger Studies Using Stacked Pixel Layers Mark Pesaresi
The SLHC CMS L1 Pixel Trigger & Detector Layout Wu, Jinyuan Fermilab April 2006.
CMS Binary Chip (CBC): status and development D.Braga, L.Jones, P.Murray, M.Prydderch (RAL) G.Hall, M.Pesaresi, M.Raymond (IC) CMS Upgrade Week, FNAL,
Joerg Dubert’s Questions as you all aware we currently do not yet know how the final mechanical design of the new Small Wheel will look like. Nevertheless,
Memory Hierarchy— Five Ways to Reduce Miss Penalty.
Pixel detector/Readout for SuperB T.Kawasaki Niigata-U.
The LHCb Calorimeter Triggers LAL Orsay and INFN Bologna.
Off-Detector Processing for Phase II Track Trigger Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen,
2 Dec 1998F Harris LHCb Trigger Meeting L0 Trigger - ‘Real Estate’ Considerations Current thinking for the size and location of L0 trigger electronics,
GGT-Electronics System design Alexander Kluge CERN-PH/ED April 3, 2006.
Ysterious apping ess Florian Lütticke On behalf of the test beam crew 20th International Workshop on DEPFET Detectors and.
CALICE, Shinshu, March Update on Micromegas TB analysis Linear Collider group, LAPP, Annecy CALICE collaboration meeting 5-7 March 2012, Shinshu,
EPS HEP 2007 Manchester -- Thilo Pauly July The ATLAS Level-1 Trigger Overview and Status Report including Cosmic-Ray Commissioning Thilo.
3rd May 2012 Pisa WIT 1 N.P. Hessey Nikhef Front-end Intelligence for triggering and local track recognition in Gas Pixel Detectors Brief introduction.
Update on Trigger simulation
ETD meeting Architecture and costing On behalf of PID group
More technical description:
Some input to the discussion for the design requirements of the GridPixel Tracker and L1thack trigger. Here are some thoughts about possible detector layout.
APSEL6D Architecture, simulations and results
2018/6/15 The Fast Tracker Real Time Processor and Its Impact on the Muon Isolation, Tau & b-Jet Online Selections at ATLAS Francesco Crescioli1 1University.
ATLAS-MUON Trigger hardware developments
L1Calo upgrade discussion
Overview of the ATLAS Fast Tracker (FTK) (daughter of the very successful CDF SVT) July 24, 2008 M. Shochet.
David Christian Fermilab October 18, 2016
eXtremely Fast Tracker; An Overview
FTK variable resolution pattern banks
Why Micromegas? Muon Upgrade Workshop, 27/01/2012 Jörg Wotschack.
The Silicon Track Trigger (STT) at DØ
SVT detector electronics
Transition Radiation Studies with Xe GlueX Collaboration Meeting
Cosmic ray test of RPC for the ATLAS experiment
Hashing Sections 10.2 – 10.3 Lecture 26 CS302 Data Structures
The LHCb Level 1 trigger LHC Symposium, October 27, 2001
The LHCb L0 Calorimeter Trigger
Based on a presentation of M.Verderi
August 19th 2013 Alexandre Camsonne
SVT detector electronics
Preliminary design of the behavior level model of the chip
Presentation transcript:

Some basic ideas (not a solution) Towards a trigger chip Why we should start now Some basic ideas (not a solution) How to advance this?

Introduction Time to develop chips is long: start sooner rather than later Need to have a solution or solutions now, so people can believe it is possible and so they know roughly what the performance will be Even if it is not the final solution: of course, we will continually improve and alter when we come to implement it on a chip design There are many ways to cook an egg ...and even more ways to set up an on-chip trigger scheme The sooner we brainstorm and get ideas out, the sooner we can see what the performance criteria are and start to narrow down the list This talk: Not a solution... just want to stimulate a start to the process and give some basic ideas to think about

Environment Geant4 one year will give us the details, meanwhile some *very* rough numbers: The track rate at the outside of the solenoid is a few MHz/cm2 (depends on what lower threshold you start counting at) O(100) hits per track O(20) bits per hit (tdc, address) A chip is about 2 cm2, maybe bigger O(10 Gbit/s) (very rough) Conclude: must use parallel processing, limit transport of hit data --> Some per-pixel logic needed with local communication to neighbours Probably parallel processors at end-of-columns

Technologies Now: 130 nm single plane Soon: 90, 65 nm... Later: 3D interconnect with many layers Chips: FE-I4: per-pixel memory, ATLAS read-out rates (100 kHz) Timepix: Per-pixel memory with tdc; Timepix II in the pipeline Propose we look at all possibilities, but concentrate in the short term on finding a 2D (single plane) solution based on Timepix-II and assume some sort of marriage with FE-I4 type read- out Then add on top of this a trigger scheme.

Consideration for T0/BC without a trigger FE chip records the arrival time of a hit We want the drift-time, which needs the T0 For us, that means the BC producing the track needs to be identified For most applications, e.g. MDT, it is produced by another detector (e.g. RPC, TGC) We have to determine this in the FE chip. Presumably we "try all possibilities", i.e. at 40 MHz we look for a signature of a complete track, probably limiting the possibilities already to reasonably high pT (E.g. 1 GeV/c or a fraction of it) Many ways to do this: Anatoli and Harry will present their ideas next. I will present one idea too. Then maybe a fast pT cut based on cluster width in the r-phi direction Then use full information for a sharp pT cut at high pT With quality and direction selection Involves arithmetic processors In any case, we probably need to implement many levels in the scheme

One idea for T0 When assumed T0 is too early, only first hits are present and are placed far away When T0 is correct, you get the full track. Hits exist in first and last BC bins. Only when T0 is correct do you get hits in first and last BC When assumed T0 is too late, most hits have disappeared (gone out of range) and the far hits are placed too close to the chip

So look for a coincidence... Look for a coincidence between hits in the most recent BC and hits in the BC corresponding to the maximum drift time Reduce coincidentals mixing two track stubs, and limit pT, by doing this in f regions E.g. 32 regions of 8 columns of 55 mm Avoid edge-of-region effects by looking for a coincidence between most-recent-BC in this f region and max DT hit in this or immediate neighbour regions You have reduced the rate from 40 MHz LHC clock to O(few 100 kHz) track candidates per f region Use this coincidenc to start a "cluster width search" in the phi direction equivalent to a rough pT cut further reduces rate

Precision step We want good quality trigger: Sharp pT Low fake rate Point to interaction region? Supply trigger with x, y, q, f and c2 of track Can we put arithmetic processors at the end of each column to use full information? Do linear regression: Readout all hits in the columns involved in the coincidence Calculate S1, Sx, Sx2, Sy, Sy2, St, St2 (Use integers i.e. drift velocity = 1, pixel size = 1 unit etc.) Use these to get x, y, q, f and c2 (add multiply and divide operations) Apply cuts on f (= pT) Can also apply cuts on q (point to interaction region) and c2 & number of hits (quality) If a track meets all these criteria, issue a trigger and send x, y, q, f and c2 of track to ITkL1 ITkL1 converts to global coordinate system and sends to Topo trigger

Final Remarks I have no idea how big pixels have to grow to make the coincidences... but they can grow in the z-direction without significant loss of performance I have no idea how much the end-of-column logic has to grow for the arithmetic processors - maybe it is impossible There are many ways to cook an egg but they all involve heat There are many ways to make a trigger but they all involve finding T0 quickly get rid of low pT tracks (the bulk) use as high precision for pT cut as possible and minimise power, chip space, false triggers, ...