D.Cobas, G. Daniluk, M. Suminski

Slides:

Advertisements

Similar presentations

Handheld TFTP Server with USB Andrew Pangborn Michael Nusinov RIT Computer Engineering – CE Design 03/20/2008.

Advertisements

1 Lecture 2: Review of Computer Organization Operating System Spring 2007.

Figure 1.1 Interaction between applications and the operating system.

Computer System Structures memory memory controller disk controller disk controller printer controller printer controller tape-drive controller tape-drive.

Computer Organization and Architecture

Dolphin software SCI Software Replace in Title/Slide Master with Company Logo or delete Hugo Kohmann Dolphin Interconnect Solutions.

1 What is an operating system? CSC330Patricia Van Hise.

ECEn 191 – New Student Seminar - Session 8: Computer Systems ECEn 191 – New Student Seminar – Session 7: Computer Systems Computer Systems ECEn 191 New.

How Hardware and Software Work Together

1.  Project Goals.  Project System Overview.  System Architecture.  Data Flow.  System Inputs.  System Outputs.  Rates.  Real Time Performance.

Organization of a computer: The motherboard and its components.

1 CS503: Operating Systems Spring 2014 Dongyan Xu Department of Computer Science Purdue University.

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

Three fundamental concepts in computer security: Reference Monitors: An access control concept that refers to an abstract machine that mediates all accesses.

SLAAC SV2 Briefing SLAAC Retreat, May 2001 Heber, UT Brian Schott USC Information Sciences Institute.

How Hardware and Software Work Together

RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:

GBT Interface Card for a Linux Computer Carson Teale 1.

CS 342 – Operating Systems Spring 2003 © Ibrahim Korpeoglu Bilkent University1 Input/Output CS 342 – Operating Systems Ibrahim Korpeoglu Bilkent University.

Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.

PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.

A Hardware Based Cluster Control and Management System Ralf Panse Kirchhoff Institute of Physics.

Nevis FVTX Update Dave Winter FVTX Silicon Meeting 13 July 2006.

Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.

Chapter 13 – I/O Systems (Pgs ). Devices  Two conflicting properties A. Growing uniformity in interfaces (both h/w and s/w): e.g., USB, TWAIN.

June 17th, 2002Gustaaf Brooijmans - All Experimenter's Meeting 1 DØ DAQ Status June 17th, 2002 S. Snyder (BNL), D. Chapin, M. Clements, D. Cutts, S. Mattingly.

CPU/BIOS/BUS CES Industries, Inc. Lesson 8.  Brain of the computer  It is a “Logical Child, that is brain dead”  It can only run programs, and follow.

Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns

JRA-1 Meeting, Jan 25th 2007 A. Cotta Ramusino, INFN Ferrara 1 EUDRB: A VME-64x based DAQ card for MAPS sensors. STATUS REPORT.

USB host for web camera connection Characterization presentation Presenters: Alexander Shapiro Sergey Alexandrov Supervisor: Mike Sumszyk High Speed Digital.

5 th October 2004Hardware – KS41 Hardware Objectives: Computer systems  What do they do?  Identify the hardware that makes up a computer system (PC)

Bob Hirosky L2  eta Review 26-APR-01 L2  eta Introduction L2  etas – a stable source of processing power for DØ Level2 Goals: Commercial (replaceable)

 System Requirements are the prerequisites needed in order for a software or any other resources to execute efficiently.  Most software defines two.

Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.

B. Hirosky 12/14/00 FPGA + FIFO replaces: DMA P/IO buffers TSI device Keep ECL drivers BUY THIS! Same Basic Concept as L2Alpha, but with simplified implementation.

ROM. ROM functionalities. ROM boards has to provide data format conversion. – Event fragments, from the FE electronics, enter the ROM as serial data stream;

SEPTEMBER 8, 2015 Computer Hardware 1-1. HARDWARE TERMS CPU — Central Processing Unit RAM — Random-Access Memory  “random-access” means the CPU can read.

Lecture 2. General-Purpose Computer Systems Prof. Taeweon Suh Computer Science Education Korea University ECM586 Special Topics in Embedded Systems.

ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.

The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.

Input/Output (I/O) Important OS function – control I/O

I/O techniques - Interfacing

Info Tech for Medical Profession

ALICE Computing Data Challenge VI

M. Bellato INFN Padova and U. Marconi INFN Bologna

Chapter Objectives In this chapter, you will learn:

Chapter 1: Introduction

Memory COMPUTER ARCHITECTURE

x86 Processor Architecture

GBT-FPGA Interface Carson Teale.

CS 286 Computer Organization and Architecture

Slave cores Etherbone Accessible device Etherbone Accessible device E

Evolution of S-LINK to PCI interfaces

The PCI bus (Peripheral Component Interconnect ) is the most commonly used peripheral bus on desktops and bigger computers. higher-level bus architectures.

Principles of Computers 16th Lecture

Info Tech for Medical Profession

PCI BASED READ-OUT RECEIVER CARD IN THE ALICE DAQ SYSTEM

An Introduction to Microprocessor Architecture using intel 8085 as a classic processor

OS Virtualization.

CSCI 315 Operating Systems Design

المحور 3 : العمليات الأساسية والمفاهيم

Computer-System Architecture

Today’s agenda Hardware architecture and runtime system

Today’s agenda Hardware architecture and runtime system

PC Buses & Standards Bus = Pathway across which data can travel. Can be established between two or more computer elements. PC has a hierarchy of different.

Command and Data Handling

Chapter 1: Introduction CSS503 Systems Programming

Chapter 13: I/O Systems.

Cluster Computers.

Presentation transcript:

D.Cobas, G. Daniluk, M. Suminski Status and plans for the MEN-A25 VME CPU Adam Wujek on behalf of D.Cobas, G. Daniluk, M. Suminski BE-CO-HT BI-TB, 14 September 2017

VME Single Board Computer Card VME Card PC CPU MEM VME Bridge USB LAN PCIe VME64x ... ... BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT) VME connectors

MEN A20 – the present Intel Core 2 Duo L7400 (1.5GHz) 1GB RAM Serial console 1GbE VME bridge based on TSI148 chip Running Linux 2x PMC/XMC slots Storage (CF) BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT)

What's wrong with A20? Not possible to order more VME bridge TSI 148 End of life mid-2015 VME is far from dead Deployed more than 800 of A20's New requests for VME masters BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT)

Call for tender Replacement for MEN A20 3 options: Buy enough TSI 148 chips Use Tundra Universe II (predecessor of TSI 148) Implement an open source bridge in FPGA possible since predecessor of A20 had it, but closed source, lacking features No preferred solution! Option with an open source bridge in FPGA won (MEN)! It was the cheapest! BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT)

MEN A25 – the future BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT)

MEN A25 – the future MEN A20 MEN A25 CPU Intel Core 2 Duo L7400 (1.5GHz) Intel Pentium D1519 (1.50GHz, turbo 2.1GHz) Cores/threads 2/2 4/8 Launch date Q3'06 Q2'16 RAM 1GB 8GB Storage CF mSATA, microSD VME bridge TSI148 Open source implementation in FPGA PMC/XMC 2 1 Ethernet ports 1x1Gb Other 2x USB 3.0 BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT)

PCIe to VME bridge VME Card PC CPU MEM VME Bridge USB LAN PCIe VME64x ... ... BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT) VME connectors

PCIe to VME bridge BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT)

PCIe to VME bridge Solves PCIe-to-VME bridging problem … till the end of VME lifetime … for us and all the other institutes Altera Cyclone IV and can be ported to any other FPGA Uses ~30% of FPGA logic elements More features can be added BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT)

Software replacement level User Space Application Library Kernel Space Device Drivers Kernel Hardware - A20 Yellow – provided by BE-CO; Red – provided by users BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT)

Software replacement level User Space Application Library Kernel Space A20 Device Driver A25 Device Driver VME Wrapper Kernel Hardware - A20 Hardware - A25 Yellow – provided by BE-CO; Red – provided by users BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT)

Intel Pentium D1519 (1.50GHz, turbo 2.1GHz) CPU performance A20 Intel Core 2 Duo L7400 (1.5GHz) A25 Intel Pentium D1519 (1.50GHz, turbo 2.1GHz) X1 Intel i7-7600U (2.80GHz, turbo 3.90GHz) 1 core 5612 6515 17712 All cores 10228 24224 29614 ./stress-ng --cpu 1 --cpu-method matrixprod --metrics-brief -t 60 ./stress-ng --cpu 0 --cpu-method matrixprod --metrics-brief -t 60 stress-ng --cpu <cpu_num> --cpu-method matrixprod --metrics-brief -t 60 BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT)

VME performance Type of transfers: Memory mapped IO for single access mode D8, D16, D32 bits A16, A24, A32 DMA Bounce-buffer (temporary solution) Zero-copy (not working yet) ./stress-ng --cpu 0 --cpu-method matrixprod --metrics-brief -t 60 BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT)

Memory mapped IO for single accesses VME Card PC CPU RAM SRAM USB VME Bridge LAN PCIe VME64x ... ... BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT) VME connectors

DMA Bounce Buffer VME Card PC CPU RAM SRAM USB VME Bridge LAN PCIe VME64x ... ... BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT) VME connectors

DMA Zero-copy VME Card PC CPU RAM SRAM USB VME Bridge LAN PCIe VME64x ... ... BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT) VME connectors

VME performance A20 A25 Single accesses (32bit) ~1500 KB/s ~2300 KB/s DMA Bounce-buffer * - ~900 KB/s DMA Zero-copy ~17 MB/s In progress ./stress-ng --cpu 0 --cpu-method matrixprod --metrics-brief -t 60 * - temporary solution BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT)

How to brake an A25? BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT)

How to brake an A25? BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT)

How to protect an A25? BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT)

MEN A25 status and plans Done: Single accesses in various modes CR/CSR Bus error status registers Support of SLC6/CentOS 7 (64bit support) Interrupts BIOS (also an update) Reproducibility of a FPGA bitstream Field programmable FPGA firmware Physical protection of a bottom side of a board API wrapper for VME bridge's driver BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT)

MEN A25 status and plans To do: Performance tests (ongoing) Stability tests (partly done, successful read of 515GB over (long) weekend) Improve DMA performance (ongoing) Finish an API wrapper for VME bridge's driver (ongoing) BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT)

Timeline August: Last batch of 40 MEN A20 October/November: Batch of 10-20 MEN A25 End of November: Invite early access users for testing End of 2017: Batch of 80-90 MEN A25 Beginning of Q1 2018: Invite interested users to collaborate in the validation MEN A25 expected to be ready in March 2018 BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT)

Summary TSI148/A20 End of life motivates a search of a new VME bridge A25 – new board to replace A20 Open implementation of a VME bridge will reduce the risk of using VME in the future Validation process is ongoing MEN A25 for operational deployment expected to be ready at the end of Q1 2018 BI-TB, 14th September 2017 Adam Wujek (BE-CO-HT)