FLIP FLOPS.

Slides:



Advertisements
Similar presentations
Principles & Applications
Advertisements

Sequential Digital Circuits Dr. Costas Kyriacou and Dr. Konstantinos Tatas.
1 Lecture 14 Memory storage elements  Latches  Flip-flops State Diagrams.
Multiplexors Sequential Circuits and Finite State Machines Prof. Sin-Min Lee Department of Computer Science.
Practice Problems 2 Latch and Flip Flop ©Paul Godin Created September 2007 Last edit Aug 2013.
ReturnNext  Latch : a sequential device that watches all of its inputs continuously and changes its outputs at any time, independent of a clocking signal.
Dr. ClincyLecture1 Appendix A – Part 2: Logic Circuits Current State or output of the device is affected by the previous states Circuit Flip Flops New.
1 © 2014 B. Wilkinson Modification date: Dec Sequential Logic Circuits – I Flip-Flops A sequential circuit is a logic components whose outputs.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
+ CS 325: CS Hardware and Software Organization and Architecture Sequential Circuits 1.
EECC341 - Shaaban #1 Lec # 13 Winter Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.
Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.
The edge triggered J-K Flip flop The J-K Flip flop is versatile and is widely used type of flip flop. The functioning of this flip flop is identical to.
Components used in the the Project J-K Flip Flop Switch Power Alternator 7-Segment Display Coded Decimal (BCD) Display.
Objectives: Given input logice levels, state the output of an RS NAND and RS NOR. Given a clock signal, determine the PGT and NGT. Define “Edge Triggered”
Latch Flip flop.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Flip-flops. Outline  Edge-Triggered Flip-flops  S-R Flip-flop  D Flip-flop  J-K Flip-flop  T Flip-flop  Asynchronous Inputs.
Flip Flop
CENT-113 Digital Electronics 1 Flip Flops TI Type 502 Flip Flop: 1st production IC in 1960.
D Latch Delay (D) latch:a) logic symbolb) NAND implementationc) NOR implementation.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 17 Dr. Shi Dept. of Electrical and Computer Engineering.
Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.
Sequential Logic Combinatorial components: the output values are computed only from their present input values. Sequential components: their output values.
JK Flip-Flop. JK Flip-flop The most versatile of the flip-flops Has two data inputs (J and K) Do not have an undefined state like SR flip-flops – When.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Flip Flop Chapter 15 Subject: Digital System Year: 2009.
Chapter 10 Flip-Flops and Registers 1. Objectives You should be able to: Explain the internal circuit operation of S-R and gated S-R flip-flops. Explain.
Floyd, Digital Fundamentals, 10 th edShanghai Jiao Tong Midterm Examination Wednesday, 11/21/ :50 ~ 17:50 East Upper.

Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.
Lab 12 :JK Flip Flop Fundamentals: Slide 2 Slide 3 JK Flip-Flop. JK Flip-Flop and waveform diagrams.
Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.
7. Latches and Flip-Flops Digital Computer Logic.
Flip-Flop Flip-flops Objectives Upon completion of this chapter, you will be able to :  Construct and analyze the operation of a latch flip-flop made.
Sequential logic circuits First Class 1Dr. AMMAR ABDUL-HAMED KHADER.
LATCHES AND FLIP-FLOPS
FLIP FLOPS Binary unit capable of storing one bit – 0 or 1
Flip Flops.
LATCHED, FLIP-FLOPS,AND TIMERS
Summary Latch & Flip-Flop
SR Flip-Flop Negative Edge Triggered Flip-Flops The SR Flip-Flop
Sequential Logic.
ECE 3130 – Digital Electronics and Design
Prof. Hsien-Hsin Sean Lee
Flip Flops.
FIGURE 5.1 Block diagram of sequential circuit
Flip-flops Inputs are logically disconnected from the output in time.
Digital Design Lecture 9
Flip-Flop Instructor : Nyoman Karna Course Number : FEH2H3
Flip-Flops SHAH KEVAL EN. NO.: EC DEPARTMENT,
Flip-Flop.
CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits
Digital Logic Design Sequential Circuits (Chapter 6)
Sequential logic circuits
Reference: Chapter 5 Sequential Circuits Moris Mano 4th Ediditon
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 10) Hasib Hasan
CSE 370 – Winter Sequential Logic-2 - 1
1) Latched, initial state Q =1
FLIP-FLOPS.
Flip-Flops.
Flip Flops Unit-4.
14 Digital Systems.
Instructor: Alexander Stoytchev
Chapter 5 Sequential Circuits.
Sequential Digital Circuits
FLIPFLOPS.
Presentation transcript:

FLIP FLOPS

Types of Flip flops There are 4 mainly types of flipflop 1. SR flip flop 2. JK flip flop 3. D flip flop 4. T flip flop

CLOCKED R-S FLIP-FLOP SYNCHRONOUS Set Reset S R Q FF Clock CLK SYNCHRONOUS Clock signal determines exact time at which any output can change state

CLOCKED R-S FLIP-FLOP Symbols: Truth Table: Clk S R Qn No change 1 Set Reset S R Q Normal Comple-mentary FF Clock CLK Truth Table: Clk S R Qn No change 1 Race

POSITIVE EDGE TRIGGERED R-S FLIP-FLOP TIMING DIAGRAMS

NEGATIVE EDGE TRIGGERED R-S FLIP-FLOP

D Flip-Flop clk D Qn+1 1

J-k latch E S R Qn 1 No change Toggle Race around condition J Q No change Toggle Race around condition

Race around condition This condition occur when j=k=1 i.e when the latch is in toggle mode. This can be avoided by Using edge triggering J-k flip-flop Using master slave flip-flop

J-K flip-flop Clk J k Qn No change 1 Toggle

Master slave flip-flop Clk j k Qn No change 1 Toggle

T flip flop clk T Q comments No change 1 toggle