Open Source 10g Talk at KTH/Kista

Slides:



Advertisements
Similar presentations
1 Building a Fast, Virtualized Data Plane with Programmable Hardware Bilal Anwer Nick Feamster.
Advertisements

Nios Multi Processor Ethernet Embedded Platform Final Presentation
Open Source Routing Experinces at Uppsala University Robert Olsson Hans Wassen Emil Pedersen Uppsala Universitet
Virtual Machine Queue Architecture Review Ali Dabagh Architect Windows Core Networking Don Stanwyck Sr. Program Manager NDIS Virtualization.
Embedded Transport Acceleration Intel Xeon Processor as a Packet Processing Engine Abhishek Mitra Professor: Dr. Bhuyan.
Router Architectures An overview of router architectures.
Can Google Route? Building a High-Speed Switch from Commodity Hardware Guido Appenzeller, Matthew Holliman Q2/2002.
System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.
Router Architectures An overview of router architectures.
Sven Ubik, Petr Žejdl CESNET TNC2008, Brugges, 19 May 2008 Passive monitoring of 10 Gb/s lines with PC hardware.
Cluster computing facility for CMS simulation work at NPD-BARC Raman Sehgal.
LOGO BUS SYSTEM Members: Bui Thi Diep Nguyen Thi Ngoc Mai Vu Thi Thuy Class: 1c06.
A TCP/IP transport layer for the DAQ of the CMS Experiment Miklos Kozlovszky for the CMS TriDAS collaboration CERN European Organization for Nuclear Research.
MIDeA :A Multi-Parallel Instrusion Detection Architecture Author: Giorgos Vasiliadis, Michalis Polychronakis,Sotiris Ioannidis Publisher: CCS’11, October.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
“ PC  PC Latency measurements” G.Lamanna, R.Fantechi & J.Kroon (CERN) TDAQ WG –
1.4 Open source implement. Open source implement Open vs. Closed Software Architecture in Linux Systems Linux Kernel Clients and Daemon Servers Interface.
Shivkumar Kalyanaraman Rensselaer Polytechnic Institute 1 ECSE-6600: Internet Protocols Informal Quiz #14 Shivkumar Kalyanaraman: GOOGLE: “Shiv RPI”
MB - NG MB-NG Meeting Dec 2001 R. Hughes-Jones Manchester MB – NG SuperJANET4 Development Network SuperJANET4 Production Network Leeds RAL / UKERNA RAL.
CS 4396 Computer Networks Lab Router Architectures.
Supporting Multimedia Communication over a Gigabit Ethernet Network VARUN PIUS RODRIGUES.
Advanced Computer Networks Lecturer: E EE Eng. Ahmed Hemaid Office: I 114.
Interconnect Networks Basics. Generic parallel/distributed system architecture On-chip interconnects (manycore processor) Off-chip interconnects (clusters.
1.4 Open source implement. Open source implement Open vs. Closed Software Architecture in Linux Systems Linux Kernel Clients and Daemon Servers Interface.
An Efficient Gigabit Ethernet Switch Model for Large-Scale Simulation Dong (Kevin) Jin.
Spring 2000CS 4611 Router Construction Outline Switched Fabrics IP Routers Extensible (Active) Routers.
L1/HLT trigger farm Bologna setup 0 By Gianluca Peco INFN Bologna Genève,
Computer Systems Unit 2. Download the unit specification from moodle or the BTEC website Or alternatively visit ahmedictlecturer.wikispaces.com.
Open Source Routing KTH CSD Kick-Off Workshop Robert Olsson Uppsala University
Multiqueue & Linux Networking Robert Olsson UU/KTH.
Open Source Routing KTH CSD Kick-Off Workshop Robert Olsson Uppsala University & KTH
Multiqueue Networking David S. Miller Red Hat Inc.
Status from Martin Josefsson Hardware level performance of Status from Martin Josefsson Hardware level performance of by Jesper Dangaard Brouer.
Open-source routing at 10Gb/s Olof Hagsand (KTH) Robert Olsson (Uppsala U) Bengt Görden (KTH) SNCNW May 2009 Project grants: Internetstiftelsen (IIS) Equipment:
Bifrost KTH/CSD course kick-off Fall 2010 Robert Olsson.
InterVLAN Routing 1. InterVLAN Routing 2. Multilayer Switching.
DIRECT MEMORY ACCESS and Computer Buses
High Speed Interconnect Project May08-06
NFV Compute Acceleration APIs and Evaluation
High Speed Interconnect Project May08-06
KTH/CSD course kick-off Summer 2010 Robert Olsson
Kernel/Hardware for bifrost
High Speed Optical Interconnect Project May08-06
CS111 Computer Programming
Operating Systems (CS 340 D)
Computer buses Adam Hoover connecting stuff together
Addressing: Router Design
Reference Router on NetFPGA 1G
Towards 10Gb/s open-source routing
CS 286 Computer Organization and Architecture
Multi-PCIe socket network device
CT1403 Lecture #3 Peer to Peer NWs
KTH/CSD course kick-off Spring 2010 Robert Olsson
KTH/CSD course kick-off Fall 2009 Robert Olsson
Chapter 7 Backbone Network
What’s “Inside” a Router?
CS 31006: Computer Networks – The Routers
STARFIRE Extending the SMP Envelope
Microprocessor & Assembly Language
Network Core and QoS.
Packet Switch Architectures
Router Construction Outline Switched Fabrics IP Routers
I/O BUSES.
Five Key Computer Components
MB – NG SuperJANET4 Development Network
Network Processors for a 1 MHz Trigger-DAQ System
Command and Data Handling
Reference Router on NetFPGA 1G
Cluster Computers.
Network Core and QoS.
Presentation transcript:

Open Source Router @ 10g Talk at KTH/Kista 2007-04-29 Robert Olsson/Uppsala University Olof Hagsand/KTH

Open Source Router @ 10g Motivation Breakthrough Multi core CPU Buses NIC with multiple queue's Operating systems prime time for Commercial interest www.vyatta.com

Open Source Router @ 10g Team Bengt Görden/KTH Olof Hagsand/KTH Robert Olsson/Uppsala University Challenges Packet budget, bandwidth to reach 10g PCIe (PCI-Express)

Open Source Router @ 10g Hardware selection (More later) Several vendors have boards We tested some boards. Good connections to Intel who testing Neterion (s2io) has boards SUN's has new interesting boards.

Open Source Router @ 10g Software selection Linux/bifrost tuning for ip-forwarding device drivers are crucial

Open Source Router @ 10g Lab work. Setup etc.

Currently Intel NIC's

Not or were blessed...

Flexible netlab at Uppsala University El cheapo-- High customable -- We write code :-) Ethernet | Ethernet Tested device Test generator linux sink device linux * Raw packet performance * TCP * Timing * Variants

Lab

High-end Hardware Bifrost components 2008-01-03 ============================= This represents equipment which have "passed" our tests at some point of time. NOTE. This implies no guarantee whatsoever. Hi-End Opteron system: TYAN Thunder n5550W (S2915-E) 1 * 256 MB Reg ECC PC3200 (400 MHz) 4 * Opteron dual core 2222 processor 2 * 4U Chassi 1 * USB memory stick 1 * Option: Redundant power supply EMACS MRG-6500P Redundant PSU 2x500W Intel Corporation 82571EB GIGE based Network cards

HW in use @ UpUnet-S

Theoretical pps (packet per second) numbers to reach wire speed at 10 Gbit/s

TX performance with 1500 byte pkts Sending on 4 interfaces simultaneously. We reach 25.8 Gbit/s. Theoretical 4*10 Gbit/s Distribution is fair and we reach 25.8 Gbit/s... Exercise bus, bandwidth etc.

TX performance with 64 byte pkts Sending on 4 interfaces simultaneously. We reach 10 Mpps . (Packets Per Second) Distribution is fair and we reach about 10 Mpps in total. Exercise for latency etc.

Routing performance using one CPU vs Theoretical numbers to reach wire speed at 10 Gbit/s Single flow. No modules. IN 1-PORT -> OUT 2-Port

Routing performance using one CPU vs Theoretical numbers to reach wire speed at 10 Gbit/s Single flow. No modules. IN 2-PORT -> OUT dummy0

Routing performance using one CPU vs Theoretical numbers to reach wire speed at 10 Gbit/s Single flow. No modules. IN 2-PORT -> OUT 2-PORT (Same NIC)

Routing performance using one CPU vs Theoretical numbers to reach wire speed at 10 Gbit/s Single flow. Netfilter modules. IN 2-PORT -> OUT 2-PORT (Same NIC)

Routing performance comparison using one CPU different bus setups and modules Non-multiqueue driver. Packet budget approx 900 kpps using one CPU So we route close to 10g wire speed with large packet sizes.

Routing performance comparison using one CPU flow load (forcing hash and fib lookups) and input 64, 512, 1500 bytes according to graph Non-multiqueue driver.

What is the Multi-queue stuff? Part of virtualization Ability to share load among different CPU's Ability classify and control network load at very high speed Opens many new possibilities Needs hardware support by Interface boards/chips Needs software support by Operating System

Routing performance comparison using one CPU flow load (forcing hash and fib lookups) and pktsize 64, 512, 1500 bytes MultiQ vs no MultiQ 2048@30 with 64 byte. Pkts Less performance with 4 CPU's!!

Routing performance comparison using one CPU flow load (forcing hash and fib lookups) and pktsize 64, 512, 1500 bytes All very exciting we run per-CPU parallel until we hit TX. dev_queue_xmit, __qdisc_run Virtual TX is needed More and exciting work needed.... ;)

Open Source Router @ 10g Questions Please....

A new network symbol has been seen... The Penguin Has Landed