DAQ status and plans DAQ Hardware Moving stage (MIP calibration)

Slides:



Advertisements
Similar presentations
Taikan Suehara, AIDA-2020 kickoff meeting, 3 Jun page 1 Requirements from CALICE-DAQ for WP5 Taikan Suehara (Kyushu University, Japan)
Advertisements

Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
AHCAL Electronics. Status EUDET Prototype Mathias Reinecke for the DESY AHCAL developers EUDET Electronics/DAQ meeting London, June 9th, 2009.
Reports from DESY Satoru Uozumi (Staying at DESY during Nov 11 – 25) Nov-21 GLDCAL Japan-Korea meeting.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
Taikan Suehara, CALICE DAQ TF, 7 Apr page 1 CALICE DAQ TF meeting Taikan Suehara (Kyushu University, Japan)
David Cussans, AIDA/CALICE DAQ Palaiseau, 10 Nov 2011 Trigger/Timing Logic Unit (TLU) for AIDA Beam-Test.
AHCAL – DIF Interface EUDET annual meeting – Paris Oct M. Reinecke.
AHCAL electronics. Status and Outlook Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 11th, 2010.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
Management of the LHCb DAQ Network Guoming Liu * †, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
C. Combaret 11/10/ 2008 Status of the DHCAL m2 software C. Combaret IPNL.
Taikan Suehara, Belgrade, 9 Oct page 1 SiECAL DAQ Taikan Suehara (Kyushu University, Japan)
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Organization for Micro-Electronics desiGn and Applications HARDROC 3 for SDHCAL OMEGA microelectronics group Ecole Polytechnique CNRS/IN2P3, Palaiseau.
Detector Interface (DIF) Status CALICE meeting – DESYDec Mathias Reinecke.
Vincent Boudry LLR, École polytechnique CALICE Collaboration meeting U. of Manchester 08/09/2008 Pre-results for the CERN PS tests of the eDHCAL.
Taikan Suehara, CALICE electronics and DAQ WS, 16 Dec page 1 Combined DAQ & DAQ Task force Taikan Suehara (Kyushu University, Japan)
AHCAL Electronics. Status Commissioning Mathias Reinecke for the AHCAL developers HCAL main meeting Hamburg, Dec. 10th, 2009.
Mathias Reinecke CALICE week Manchester DIF development – Status and Common Approach Mathias Reinecke for the CALICE DAQ and Front-End developers.
SPIROC update Felix Sefkow Most slides from Ludovic Raux HCAL main meeting April 18, 2007.
Status & development of the software for CALICE-DAQ Tao Wu On behalf of UK Collaboration.
GAN: remote operation of accelerator diagnosis systems Matthias Werner, DESY MDI.
October Test Beam DAQ. Framework sketch Only DAQs subprograms works during spills Each subprogram produces an output each spill Each dependant subprogram.
Management of the LHCb DAQ Network Guoming Liu *†, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
AHCAL Electronics. integration status and open issues Mathias Reinecke CALICE main meeting Univ. HASSAN II, Casablanca, Morocco Sept. 23rd, 2010.
ATLU for AIDA High Rate Synchronous as well as Asynchronous 21/11/2013 David Cussans, AIDA WP9.3, DESY 1.
Taikan Suehara, CALICE meeting at KEK, 20 Apr page 1 Report from CALICE DAQ Task Force Taikan Suehara (Kyushu University, Japan)
AHCAL Electronics. Status and Outlook Mathias Reinecke for the AHCAL developers CALICE Days DESY Hamburg, March 31st, 2009.
Software and TDAQ Peter Lichard, Vito Palladino NA62 Collaboration Meeting, Sept Ferrara.
AHCAL Electronics. Status of Integration Mathias Reinecke for the DESY AHCAL developers AHCAL main and analysis meeting Hamburg, July 16th and 17th, 2009.
News from the 1m 2 GRPC SDHCAL collection of slides from : Ch.Combaret, I.L, H.Mathez, J.Prast, N.Seguin, W.Tromeur, G.Vouters and many others.
Taikan Suehara, HGC4ILD workshop at LLR, 2 Feb page 1 Common DAQ Taikan Suehara (Kyushu University, Japan)
DHH at DESY Test Beam 2016 Igor Konorov TUM Physics Department E18 19-th DEPFET workshop May Kloster Seeon Overview: DHH system overview DHE/DHC.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
AIDA (mini) Trigger/Timing Logic Unit (mini TLU) Introduction Status Plans Summary 21/11/2013David Cussans, AIDA WP9.3, DESY1.
AHCAL Electronics. status and open issues Mathias Reinecke CALICE ECAL/AHCAL - EUDET electronics and DAQ - AIDA DESY, July 5th to 6th, 2010.
DHCAL Acquisition with HaRDROC VFE Vincent Boudry LLR – École polytechnique.
ScCAL Data Acquisition System
14.4. Readout systems for innovative calorimeters
Straw readout status Run 2016 Cover FW SRB FW.
Work on Muon System TDR - in progress Word -> Latex ?
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
Status of Monitoring Tom Coates AIDA-2020 Annual Meeting DESY
EUDET Elec/DAQ meeting
Online Monitoring : Detector and Performance check
Baby-Mind SiPM Front End Electronics
Calicoes Calice OnlinE System Frédéric Magniette
Integration of CALICE DAQ in common DAQ
WP5: Common DAQ David Cussans, on behalf of WP5 team: University of Bristol, DESY Hamburg, Institute of Physics AS CR Prague, University of Sussex, University.
Wing-LDA Timing & performance Beam Interface (BIF)
AHCAL Beam Interface (BIF)
HR3 status.
AHCAL Detector Interface electronics
CALICE meeting 2007 – Prague
ECAL Integration / CALICE DAQ task force
Baby-Mind SiPM Front End Electronics
Comments on the DAQv2 advancement
Testbeam Timing Issues.
Status of the Data Concentrator Card and the rest of the DAQ
AIDA (mini) Trigger/Timing Logic Unit (mini TLU)
Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007
UK ECAL Hardware Status
CALICE meeting 2007 – Prague
Status of the EUDET Prototype
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
PID meeting Mechanical implementation Electronics architecture
AIDA KICK OFF MEETING WP9
SVT detector electronics
Readout Systems Update
Presentation transcript:

DAQ status and plans DAQ Hardware Moving stage (MIP calibration) (semi-)Online Software Jiri Kvasnicka AHCAL meeting Tokyo 25.9.2017

DAQ hardware: updated TODO list CCC (clock and control card) BUG (?): Trigger validation LVDS receiver recovery not working properly, even after a fix. LDA (Link Data aggregator) Wing-LDA: 2nd FPGA (to get >24 layers) Improved TCP performance (otherwise LED calibration too slow) Data Backpressure mechanism (not enough memory to store a complete readoutcycle for more than >5 layers) DIF (Detector InterFace): Protocol change: backpressure mechanism 40 MHz clock gating (noise+power reduction) Trigger validation timing Nice-to-have: parameter-controlled number of readout chains BIF (Beam Interface, based on AIDA mini-TLU) Need to record closely timed signals from more inputs reliably (Investigated early 2017, not easy) CCC Trigger Spill … LDAs BIF LDA PC ... Up to 96 DIFs DIF … Up to 72 SPIROCs spiroc 36 SiPMs

Moving stage remote control Two 20mA TTY/Ethernet devices arrived on Dec5 (Tuesday) from Marcel Stanitzki Plug&Play implementation (+ a week of playing in June 2017) EUDAQ producer implemented during TB Sets the position according to the configuration file Readback position stored in the EUDAQ event (start + every 10 s) https://github.com/jkvas/eudaq/tree/calice_cosmics_2017 Precision within 72x72cm2 range: 2-3mm difference between corners Not enough precision to maintain shoot-in-between-tiles position, good enough to shoot at the tile 90 seconds per run (includes moving, T readout and 15k evt @DESY TB) Tile beam hit position

Labview readiness issues Labview Event display: ChipIDs only 8 bits! Labview forwards data without big processing (port# is in the data) Module naming and addressing “Module” for production index “Layer” for position in the stack Unknown bandwidth performance Might be a surprise for LED calibration DIF DIF DIF DIF DIF DIF DIF DIF LDA Labview EUDAQ Slcio convert DIF DIF DIF DIF When labview is not fast enough

EUDAQ Working stably with cosmic teststand on windows (for weeks) AhcalRunControl custom runcontrol Reimplemented: new run after N triggers / N seconds Reimplemented: automatic reload of new configuration file EUDAQ extremely unstable during TB last week EUDAQ 2.1 running on windows Windows & labview running same notebook We pushed the eudaq a bit (new run every 1.5 minutes) Reason unclear (Network? Bug in EUDAQ producers? Bug in Run control auto restarting feature? Wifi?) Bandwidth limit not an issue (can reach 40MB/s on ntb) TODO fix the stability Chipid definition (chipid is 32-bit int in eudaq raw/slcio, no problem expected)

Data Quality Monitoring Direct streaming eudaq → DQM4HEP foreseen to be ready Remi pushing strongly to be ready before summer We expect to have new noise frequency plots in DQM4HEP Tom was supposed to work on this Other option: eudaq monitor (text output, quick results, noise freq only) Trigger threshold monitoring (external trigger event rejection) thr=260 thr=280(?)

Qasi-online monitor & Event display Needs modifications for 40 layers Speed will be sufficient? Need to be as fast as the data taking Volunteers to take over the responsibility?

Discussions and ideas LED calibration outside a spill Possible solution: a dedicated fast command (would need changes in CCC, LDA & DIF) How to split the physics and calib data in eudaq? Different events → dedicated collectors? Run without validation Not a good idea? Depends on the noise levels and trigger thresholds PCs: 19’’ rack mounted server?

First look at TDC (only 25 ns reference from LDA)

Summary Essential: backpressure of the data between LDA & DIF Few weeks of work Iff not done → no data for >5 layers Essential: 2nd FPGA of the wing-LDA Iff not done → no data for >24 (22) layers Few things to be done to get fast LED calibration Help with DQM4HEP and quasi-online monitor would be appreciated

Backups

MIP position vs. preamp settings 600 fF 200 fF

EUDAQ2: AHCAL Event building Architecture: Producer(s) → Data collector → (lcio converter) → data file Controlled by run control within simple states Simple data collectors available in EUDAQ (triggerID sync / Timestamp syn) Our event building is more complex → we need a custom data collector Slcio compatible with EUDAQ1 → analysis in DQM4HEP unchanged AHCAL producer ASICs ROC, BXID ASICs ROC, BXID AHCAL_same_bxid ROC TS_start, TS_bxid (opt. TS_trig) triggerID ASICs ROC, BXID ASICs ROC, BXID AHCAL_same_bxid ROC TS_start, TS_bxid (4 us range) triggerID AHCAL_same_bxid ROC TS_start, TS_bxid (opt. TS_trig) triggerID EUDAQ_evt TrigID(Event#) Timestamp AHCAL custom data collector ROC=ROC, TS_trig=bxid TS overlap AHCAL_same_bxid LDA ROC, TS_start, TS_trig, triggerID LDA ROC, TS_start, TS_trig, triggerID LDA TS ROC, TS_start, TS_trig, triggerID TrigID= Event# LDA TS BIF ROC TS_start TS_trigger BIF ROC TS_start TS_trigger BIF ROC TS_start TS_trigger BIF (opt.) BIF (opt.) Telescope producer Telescope BIF producer Mimosa Event# Mimosa Event# Telescope Event# AHCAL data from Labview

BIF (Beam Interface): Timestamping external signals Modified firmware of the AIDA mini-TLU Receives AHCAL clock Knows AHCAL fast commands from HDMI Records timestamps from 4 inputs (lemo) + start&stop of acquisition Estimated time jitter: 1 ns acquisition is gated (=records only when AHCAL active) Implemented in the “slave mode” - acts like another LDA/DIF Trigger Spill CCC … Up to 8 LDAs LDA PC beam triggers BIF DIF