Intel Atom Architecture – Next Generation Computing

Slides:



Advertisements
Similar presentations
Chapter 3 Embedded Computing in the Emerging Smart Grid Arindam Mukherjee, ValentinaCecchi, Rohith Tenneti, and Aravind Kailas Electrical and Computer.
Advertisements

Intel Multi-Core Technology. New Energy Efficiency by Parallel Processing – Multi cores in a single package – Second generation high k + metal gate 32nm.
Contents Even and odd memory banks of 8086 Minimum mode operation
Chapter 8. Pipelining.
Single-Chip Multiprocessor Nirmal Andrews. Case for single chip multiprocessors Advances in the field of integrated chip processing. - Gate density (More.
1 Microprocessor-based Systems Course 4 - Microprocessors.
RISC. Rational Behind RISC Few of the complex instructions were used –data movement – 45% –ALU ops – 25% –branching – 30% Cheaper memory VLSI technology.
11/11/05ELEC CISC (Complex Instruction Set Computer) Veeraraghavan Ramamurthy ELEC 6200 Computer Architecture and Design Fall 2005.
Lecture 8 Shelving in Superscalar Processors (Part 1)
Pipelining By Toan Nguyen.
(6.1) Central Processing Unit Architecture  Architecture overview  Machine organization – von Neumann  Speeding up CPU operations – multiple registers.
1 Instant replay  The semester was split into roughly four parts. —The 1st quarter covered instruction set architectures—the connection between software.
COMPUTER ORGANIZATIONS CSNB123 May 2014Systems and Networking1.
Basics and Architectures
1 Overview 1.Motivation (Kevin) 1.5 hrs 2.Thermal issues (Kevin) 3.Power modeling (David) Thermal management (David) hrs 5.Optimal DTM (Lev).5 hrs.
History of Microprocessor MPIntroductionData BusAddress Bus
Energy-Effective Issue Logic Hasan Hüseyin Yılmaz.
System Architecture of Sensor Network Processors Alan Pilecki.
Software Development for Atom based Safe and Sustainable BSN IMPACT LAB Project Report on “Safe, Secure and Sustainable Body Area Networks using Intel.
Chapter 8 CPU and Memory: Design, Implementation, and Enhancement The Architecture of Computer Hardware and Systems Software: An Information Technology.
Processor Architecture
COMPUTER ORGANIZATIONS CSNB123 NSMS2013 Ver.1Systems and Networking1.
Hardware Architecture
CPU (Central Processing Unit). The CPU is the brain of the computer. Sometimes referred to simply as the processor or central processor, the CPU is where.
PipeliningPipelining Computer Architecture (Fall 2006)
MAHARANA PRATAP COLLEGE OF TECHNOLOGY SEMINAR ON- COMPUTER PROCESSOR SUBJECT CODE: CS-307 Branch-CSE Sem- 3 rd SUBMITTED TO SUBMITTED BY.
Fall 2012 Parallel Computer Architecture Lecture 4: Multi-Core Processors Prof. Onur Mutlu Carnegie Mellon University 9/14/2012.
Pentium 4 Deeply pipelined processor supporting multiple issue with speculation and multi-threading 2004 version: 31 clock cycles from fetch to retire,
Intel and AMD processors
CPU Central Processing Unit
Overview Motivation (Kevin) Thermal issues (Kevin)
Topics to be covered Instruction Execution Characteristics
Dynamic Scheduling Why go out of style?
A Level Computing – a2 Component 2 1A, 1B, 1C, 1D, 1E.
Temperature and Power Management
Objectives Overview Differentiate among various styles of system units on desktop computers, notebook computers, and mobile devices Identify chips, adapter.
ECE354 Embedded Systems Introduction C Andras Moritz.
Microarchitecture.
Distributed Processors
Central Processing Unit Architecture
Multi-core processors
TinyOS: Concurrent Execution, and Power control
Assembly Language for Intel-Based Computers, 5th Edition
Guide to Operating Systems, 5th Edition
Architecture & Organization 1
Phnom Penh International University (PPIU)
Components of Computer
Scalable Processor Design
Pipelining: Advanced ILP
Edited by : Noor Alhareqi
Central Processing Unit
Edited by : Noor Alhareqi
Superscalar Processors & VLIW Processors
Architecture & Organization 1
Superscalar Pipelines Part 2
Central Processing Unit
Microprocessor & Assembly Language
CISC AND RISC SYSTEM Based on instruction set, we broadly classify Computer/microprocessor/microcontroller into CISC and RISC. CISC SYSTEM: COMPLEX INSTRUCTION.
1.1 The Characteristics of Contemporary Processors, Input, Output and Storage Devices Types of Processors.
* From AMD 1996 Publication #18522 Revision E
Processes and operating systems
Introduction SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
Chapter 8. Pipelining.
The University of Adelaide, School of Computer Science
WJEC GCSE Computer Science
COMPUTER ORGANIZATION AND ARCHITECTURE
ADSP 21065L.
Chapter 13: I/O Systems “The two main jobs of a computer are I/O and [CPU] processing. In many cases, the main job is I/O, and the [CPU] processing is.
Presentation transcript:

Intel Atom Architecture – Next Generation Computing IMPACT Lab

Overview Intel's smallest and lowest power processor 1.6 GHz (TDP 2.5 W) TDP – Thermal Design Power maximum amount of power the cooling system in a computer is required to dissipate. The Intel® Atom™ processor enables the industry to create pocket-sized and low power Mobile Internet Devices (MIDs), and Internet-focused notebooks (netbooks) and desktops (nettops).

Atom Intended Usage Portable internet capable devices Not computationally as capable as a desktop Used in mobile phones and Netbooks also in desktops

Types of Intel Atom Three series of Atom processors released N series and Z series are both single core Used in mobile phones and netbooks D series are dual core processors and are used in desktops and even servers The TDP can vary from as low as 0.65 W to 13 W

Atom Architecture Superscalar – 2 issue Instruction Pipelining Multiple instruction processed at the same time by the processor Different from instruction pipelining Uses multiple redundant hardware components in the processor at the same time Instruction Pipelining Superscalar – 2 issue

In-order and Out of order execution Instruction fetch. If input operands are available (in registers for instance), the instruction is dispatched to the appropriate functional unit. If one or more operand is unavailable during the current clock cycle (generally because they are being fetched from memory), the processor stalls until they are available. The instruction is executed by the appropriate functional unit. The functional unit writes the results back to the register file. Out-Of-Order Instruction fetch. Instruction dispatch to an instruction queue (also called instruction buffer) The instruction waits in the queue until its input operands are available. The instruction is then allowed to leave the queue before earlier, older instructions. The instruction is issued to the appropriate functional unit and executed by that unit. The results are queued. Only after all older instructions have their results written back to the register file, then this result is written back to the register file.

Advantages and Disadvantages of in-order processing Eliminates Instruction Reordering Logic Reduces Power Consumption Reduces Die Space Disadvantages Lower Performance Data dependencies are more critical Memory Accesses and slow floating point operations stall the pipeline for longer time Inefficiency in CPU hardware usage Safe Instruction Recognition Start the execution of a low latency integer operation when a floating point operation is waiting for resources

Instruction Set and Functional Units ISA Intel x86 compatible instruction Set Just like any desktop computer Instruction length are variable (CISC) Support for SIMD instructions Functional Units Minimum number of functional units to reduce power 2 Integer ALUs 2 Floating Point ALUs

Simultaneous Multi-threading Hyper-threading technology 2 threads can execute simultaneously Leads to increase in power consumption by less than 20 % Performance improves by about 40 %

Power Management Options – Frequency Scaling 8 different operating frequency. Can reduce the frequency to up to 13 % of maximum (1.6 GHz). Reducing frequency reduces power consumption May increase execution time and hence energy consumption Will definitely control operating temperature

Power Management Options – Sleep Scheduling 6 sleep states C1 through C6 Sleep states mainly drains or shuts down the cache Also shuts down the core clock However, there is time penalty to wake up from the sleep states Computation can only take place in C1 state

Software Control on Power Management Advanced Configuration and Power Interface (ACPI) Linux based set of commands Sleep scheduling – echo NUM > /proc/acpi/sleep, NUM = 1 … 6 For waking up alarm can be set in the real time clock Frequency scaling – echo NUM>/proc/acpi/processor/CPU0/performance, NUM = 0…7

Innovative Idea at IMPACT Lab Usage of Atom processors in sensors on body

Body Sensor Networks Sensors sense physiological signals Communicate with each other through wireless channel Simple computation capabilities Very low power

Body Sensor Network (BSN) Problems SpO2 EKG EEG BP Base Station Motion Sensor Wearable Sensor Nodes Base Station Heating effects Thermal Map of Human Body Communication Range Concerns: Thermal safety – Keeping human body temperature within safe limits Sustainability – Long term operation ensuring minimum battery drainage Body Sensor Network (BSN)

Power Measurements AC Mains Power Meter Intel Atom N270 on Mobile Intel Chipset 945 GSE Operating Mode (Percent throttling) Power (W) 0.191 13 0.1864 25 0.17 37, 50, 62, 75 0.167 87 0.164 Power Measurement Set up Table showing Atom power consumption at different operating frequencies The entire platform takes around 11 W of power as the chipset is elaborate

Temperature Profiling The temperature rise of human skin due to contact with Atom based BSN node has to be evaluated The temperature rise occurs due to several physical phenomenon and is modeled using the Penne’s bioheat equation - Heat accumulated Heat transfer by conduction Heat transfer by convection Heat by electromagnetic radiation Heat by power dissipation Heat by radiation Thermal damage parameter calculated according to Henrique and Moritz [5]. Maximum temperature must not exceed this. Operating Mode (Percent Throttling) Atom Processor Operating Temperature (ºC) Maximum Skin Temperature (ºC) after 24 hrs of operation Thermal Damage Temperature (ºC) 0, 13, 25 43 39.4365 39.2 37, 50 42 39.3325 62, 75 41 39.2295 87 39 39.0264 5. F. C. J. Henriques et al. Studies of thermal injury: I. the conduction of heat to and through skin and the temperatures attained therein. A theoretical and an experimental investigation. In Am J Pathol., pages 530–549, July. 1947.

Research Questions Use frequency control and processor sleep scheduling to reduce the power consumption of Atom to the level of a sensor Limit the heating effect of Atom to safe levels Ultimate Goal A safe and sustainable Body Sensor Network with Intel Atom processors

Thank You