FTK variable resolution pattern banks

Slides:



Advertisements
Similar presentations
Track Trigger Designs for Phase II Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen, S.X. Wu, (Boston.
Advertisements

FTKSim Status: Ghost Busting part. II The Hit Warrior F. Crescioli, M. Dell'Orso, P. Gianetti G. Punzi, G. Volpi FTK Meeting 10/19/2006.
Digital Filtering Performance in the ATLAS Level-1 Calorimeter Trigger David Hadley on behalf of the ATLAS Collaboration.
Jan. 2009Jinyuan Wu & Tiehui Liu, Visualization of FTK & Tiny Triplet Finder Jinyuan Wu and Tiehui Liu Fermilab January 2010.
1 Reconstruction of Non-Prompt Tracks Using a Standalone Barrel Tracking Algorithm.
1 introduction FTK, which stands for Fast Tracker, is an upgrade for ATLAS detector aims to provide tracking information for level 2 trigger of ATLAS detector.
Track quality - impact on hardware of different strategies Paola FTK meeting Performances on WH and Bs   2.Now we use all the layers.
Reinforcement Learning Rafy Michaeli Assaf Naor Supervisor: Yaakov Engel Visit project’s home page at: FOR.
WH  bb and WH  uu Studies Monica Dunford FTK Monthly Meeting March 13 th, 2007.
Progress on B-tagging Efficiency Monica Dunford May 22 nd, 2007.
Status of FTK simulation June 16,2005 G. Punzi, Pisa.
Simulation Tasks  Understanding Tracking  Understanding Hardware 1.Two types of tasks: a.Implementing known functions in ATLAS framework b.Understanding.
FTK poster F. Crescioli Alberto Annovi
Tau Jet Identification in Charged Higgs Search Monoranjan Guchait TIFR, Mumbai India-CMS collaboration meeting th March,2009 University of Delhi.
Craft09 Visual Summary and Efficiency Trackermaps Giuseppe Zito : Infn Bari Italy Giuseppe Zito, Infn Bari.
Optimising Cuts for HLT George Talbot Supervisor: Stewart Martin-Haugh.
Studies on stand-alone Si tracking with SVT Alberto, Alessandro, Pierluigi.
11 Sep 2009Paul Dauncey1 TPAC test beam analysis tasks Paul Dauncey.
AMB HW LOW LEVEL SIMULATION VS HW OUTPUT G. Volpi, INFN Pisa.
Status of K S   e analysis C. GattiT. Spadaro Selection on data Selection on MC Efficiencies from data, K L   e, K S    ,      , bhabha.
G. Volpi - INFN Frascati ANIMMA Search for rare SM or predicted BSM processes push the colliders intensity to new frontiers Rare processes are overwhelmed.
Fast Tracking of Strip and MAPS Detectors Joachim Gläß Computer Engineering, University of Mannheim Target application is trigger  1. do it fast  2.
ATLAS Trigger Development
1 FTK AUX Design Review Functionality & Specifications M. Shochet November 11, 2014AUX design review.
TEL62 AND TDCB UPDATE JACOPO PINZINO ROBERTO PIANDANI CERN ON BEHALF OF PISA GROUP 14/10/2015.
The Detector Performance Study for the Barrel Section of the ATLAS Semiconductor Tracker (SCT) with Cosmic Rays Yoshikazu Nagai (Univ. of Tsukuba) For.
LCWS11 – Tracking Performance at CLIC_ILD/SiD Michael Hauschild - CERN, 27-Sep-2011, page 1 Tracking Performance in CLIC_ILD and CLIC_SiD e + e –  H +
QCD Background Estimation From Data Rob Duxfield, Dan Tovey University of Sheffield.
R. Castello (UC Louvain) on behalf of the Tracker alignment group The 2011 Tracker misalignment scenario CMS AlCa meeting Cern, 22/11/2011.
06/2006I.Larin PrimEx Collaboration meeting  0 analysis.
Elliptic flow of D mesons Francesco Prino for the D2H physics analysis group PWG3, April 12 th 2010.
A Fast Hardware Tracker for the ATLAS Trigger System A Fast Hardware Tracker for the ATLAS Trigger System Mark Neubauer 1, Laura Sartori 2 1 University.
1 Reconstruction tasks R.Shahoyan, 25/06/ Including TRD into track fit (JIRA PWGPP-1))  JIRA PWGPP-2: Code is in the release, need to switch setting.
System Demonstrator: status & planning The system demonstrator starts as “vertical slice”: The vertical slice will grow to include all FTK functions, but.
FTK high level simulation & the physics case The FTK simulation problem G. Volpi Laboratori Nazionali Frascati, CERN Associate FP07 MC Fellow.
Future evolution of the Fast TracKer (FTK) processing unit C. Gentsos, Aristotle University of Thessaloniki FTK FP7-PEOPLE-2012-IAPP FTK executive.
Paola TDAQ FTK STATUS (valid for both Option A & B) Paola Giannetti for the FTK collaboration  Work done for each milestone since the TDAQ.
Status of FTK Paola Giannetti INFN Pisa for the FTK Group ATLAS Italia November 17, 2009.
GUIDO VOLPI – UNIVERSITY DI PISA FTK-IAPP Mid-Term Review 07/10/ Brussels.
New AMchip features Alberto Annovi INFN Frascati.
UPDATE ON HARDWARE 1 1.VERTICAL SLICE & COOLING TESTS 1.ONLY a TEST STAND or a SMALL DEMONSTRATOR ?? 2.CRATE.
Ftksim at high luminosity Monthly meeting September 22, 2008 Anton Kapliy.
Outline The Pattern Matching and the Associative Memory (AM)
Time-zero evaluation using TOF, T0 and vertex detectors
IAPP - FTK workshop – Pisa march, 2013
FTK: update on progress, problems, need
The Associative Memory – AM = Bingo
FTK Update Approved by TDAQ in april
Summary of Studies on Split Architecture
Using IP Chi-Square Probability
Project definition and organization milestones & work-plan
APSEL6D Architecture, simulations and results
2018/6/15 The Fast Tracker Real Time Processor and Its Impact on the Muon Isolation, Tau & b-Jet Online Selections at ATLAS Francesco Crescioli1 1University.
Pending technical issues and plans to address and solve
SLP1 design Christos Gentsos 9/4/2014.
A Mulitplicity Jump B-tagger
Some basic ideas (not a solution)
Michele Pioppi* on behalf of PRIN _005 group
Sum of Absolute Differences Hardware Accelerator
F. Crescioli, P. Giannetti, M. Dell'Orso, G. Punzi, G. Volpi
Monitoring SCT Efficiency and Noise
DESY drift chambers efficiency and track reconstruction
Final Project presentation
The LHCb Level 1 trigger LHC Symposium, October 27, 2001
Psych 231: Research Methods in Psychology
Imperial laser system and analysis
road – Hough transform- c2
SVT detector electronics
SCT Wafer Distortions (Bowing)
Pixel layouts, cost, production…
Presentation transcript:

FTK variable resolution pattern banks TDAQ Week at SLAC – 11/18/2010 G. Volpi – INFN Frascati, MC Fellowship

Associative memory and SS size Large SS Small SS SS size optimization is an hard task, with many variables Using “large” SS the final AM bank is fully efficient with a limited number of patterns Using “small” SS, half the “large” SS, the number of patterns increase Decrease the chance a pattern fires for random hits (noise, tracks fragments, …) More patterns, more chips, more €€€ or $$$ Current estimate for the number of patterns per region is 25M for 2013, 5M for 2013-2014, up100M for 2018, 386 M after 2020 G. Volpi - FTK Variable resolution banks TDAQ@SLAC - 11/18/2010

SS size vs efficiency and road traffic 90% # of patterns in Amchips (barrel only, 45 f degress) 65M 500M Pattern size r-f: 24 pixel, 20 SCT 36 pix z Pattern size r-f: 12 pixel, 10 SCT 36 pix z (1.2 mm) (1.6 mm) (14 mm) (0.6 mm) (0.8 mm) (14 mm) The output is very different in a real scenario: i.e. using WHbb@3E34: <# roads/event @ 3E34> = 342k <# roads/event @ 3E34> = 40k G. Volpi - FTK Variable resolution banks TDAQ@SLAC - 11/18/2010

TSP and variable resolution Patterns with “large” and “small” SS could be related: One pattern with large SS contains many patterns with small SS A tree organization is natural AM is used to search the 1st step TSP processor could search within the sub-patterns TSP banks can be implemented using less expensive devices Final efficiency depends on the TSP patterns AM level TSP level G. Volpi - FTK Variable resolution banks TDAQ@SLAC - 11/18/2010

AM performance and TSP relation Most simple bank with AM patterns doubling the phi size of TSP pattern: 1 bit/layer Typical reduction factor 3 Most of the AM patterns have few sub-patterns (1, 2 or 3) Difference made by fake AM roads, rejected at TSP stage WH@3E34 shows a very small fraction of AM patterns are confirmed at TSP level A strategy able to reject the AM road with few kids early will have a large effect G. Volpi - FTK Variable resolution banks TDAQ@SLAC - 11/18/2010

Variable resolution AM We can use don’t care on the least significant bit when we want to match the pattern layer @ AM resolution or use all the bits to match it @ TSP resolution TSP patterns AM pattern All patterns with 1 kid are stored at TSP precision All the layer without DC can ignore the hits in the “wrong” side of the layer DC G. Volpi - FTK Variable resolution banks TDAQ@SLAC - 11/18/2010

DC bits and sub-patterns distributions Single “kid” AM patterns Using DC single kid AM patterns are described using the best precision The number of DC bits in a bank peaks to 1 also for AM patterns with >1 sub-pattern The distribution shows how the sub-patterns are strongly correlated The DC bit in the AM chip increases the number of cells used to describe a pattern: from 15  16 The increase is 1/15~7%, the equivalent TSP bank is 3 times bigger G. Volpi - FTK Variable resolution banks TDAQ@SLAC - 11/18/2010

Simulation strategy The FTK simulation was modified to include the DC bits Option A only simulation: 3 pixel layers + 4 SCT axial layers Option B test is ongoing 3 pileup scenarios were studied: 17, 40 and 75 pileup events For each pile-up scenario a different bank is chosen to try to meet chip development and LHC schedule The working point for each scenario is decided fixing the TSP size to have an efficiency >=90% and following our experience For each scenario the extracted numbers are: Number of roads/processing units at different simulation level using barrel only simulation: Final numbers assuming16 processing units G. Volpi - FTK Variable resolution banks TDAQ@SLAC - 11/18/2010

AM roads confirmed by DC Road flux 17.6 PE Bank studied using WHbb with 17.6 pileup events. TSP Total bank size 5 MP Average number of road at different levels per processing unit: 2020384283423 Strong reduction using DC, about 5. Most of the DC roads are confirmed by the TSP (74%) Often AM roads have more than 1 TSP roads Barrel only Median 95% of events 50% of events TSP roads AM board output AM roads confirmed at TSP level AM roads confirmed by DC G. Volpi - FTK Variable resolution banks TDAQ@SLAC - 11/18/2010

Road flux 40 PE Barrel only Bank studied using WHbb with 40 pileup events. TSP Total bank size 100 MP The number of roads at the different levels per processing unit: 14780260015532286 The DC suppression factor 5.6 Barrel only G. Volpi - FTK Variable resolution banks TDAQ@SLAC - 11/18/2010

Roads flux 75 PE Barrel only Bank studied using WHbb with 75 pileup events. TSP Total bank size 384 MP Number of roads at the different levels per processing unit: 21400330017702380 DC reduction factor 6.5 Barrel only G. Volpi - FTK Variable resolution banks TDAQ@SLAC - 11/18/2010

Summary tables Average number of roads/units* AM AM w/ DC AM w/ TSP 17.6 evts 5040 959 709 1060 40 evts 37000 6500 3880 5720 75 evts 53500 8250 4430 5950 No DC in old AM chip To be compared with a limit of 8000 output roads. The 75 pileup events exceed that limit indeed at that time (2020) a more powerful chip should be used: 8L and maybe better use of DC with more bits/layer * the number are corrected x2.5 to include the traffic in the endcaps. 16 processing units are assumed G. Volpi - FTK Variable resolution banks TDAQ@SLAC - 11/18/2010

Conclusions The use of DC bits gives the opportunity to strongly reduce the number of roads DC does most of the work of the TSP Is the TSP really necessary? Use of variable resolution patterns for option A showed promising results Further optimizations are possible The number of roads confirmed by he DC is within the required limit Variable resolution and DC are generic, test using the same algorithm in FTK option B ongoing G. Volpi - FTK Variable resolution banks TDAQ@SLAC - 11/18/2010

Backup slides G. Volpi - FTK Variable resolution banks TDAQ@SLAC - 11/18/2010

Combination flux Barrel only, correction factor 2.5 to apply The flux of the combinations is also largely effected the DC. The average number of combinations is (x103): 92.311.69.17.2 Barrel only, correction factor 2.5 to apply G. Volpi - FTK Variable resolution banks TDAQ@SLAC - 11/18/2010

Combination flux Barrel only, correction factor 2.5 to apply The flux of the combinations is also largely effected the DC. The average number of combinations is (x103): 15719.912.89.58 Barrel only, correction factor 2.5 to apply G. Volpi - FTK Variable resolution banks TDAQ@SLAC - 11/18/2010

Fit combinations flux The average numbers of combinations are (x103): 23728.516.312.7 AM@DC accounts for the hits in the unused part of the AM pattern. AM@ TSP can use only the standard DC mask. Could a dynamic DC mask reduce the fits’ number?e G. Volpi - FTK Variable resolution banks TDAQ@SLAC - 11/18/2010