Design of Digital Filter Bank and General Purpose Digital Shaper

Slides:



Advertisements
Similar presentations
Programmable FIR Filter Design
Advertisements

Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.
Lock-in amplifiers Signals and noise Frequency dependence of noise Low frequency ~ 1 / f –example: temperature (0.1 Hz), pressure.
Digital Filtering Performance in the ATLAS Level-1 Calorimeter Trigger David Hadley on behalf of the ATLAS Collaboration.
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
Checking the Acd hardware veto setting The hardware veto is generated in the front-end electronics Discriminator with coarse and fine settings Both are.
RAKE Receiver Marcel Bautista February 12, Propagation of Tx Signal.
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
Signal Processing in PHAT (P. Decowski, A. Olszewski, H. Pernegger, P. Sarin) Outline –Requirement for the signal calculation –Layout of the measurement.
CFT Calibration Calibration Workshop Calibration Requirements Calibration Scheme Online Calibration databases.
ECAL electronics Guido Haefeli, Lausanne PEBS meeting 10.Jan
Lock-in amplifiers
Presented by Emil Melamed
DARPA Digital Audio Receiver, Processor and Amplifier Group Z James Cotton Bobak Nazer Ryan Verret.
Performance test of STS demonstrators Anton Lymanets 15 th CBM collaboration meeting, April 12 th, 2010.
By Grégory Brillant Background calibration techniques for multistage pipelined ADCs with digital redundancy.
1 S. E. Tzamarias Hellenic Open University N eutrino E xtended S ubmarine T elescope with O ceanographic R esearch Readout Electronics DAQ & Calibration.
Updates on GEMs characterization with APV electronics K. Gnanvo, N. Liyanage, K. Saenboonruang.
SL1Calo Input Signal-Handling Requirements Joint Calorimeter – L1 Trigger Workshop November 2008 Norman Gee.
Jan, 2001CMS Tracker Electronics1 Hybrid stability studies Multi – chip hybrid stability problem when more then ~ 2 chips powered up -> common mode oscillation.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
Status of the n-XYTER testing Knut Solvag, Gerd Modzel, Christian Schmidt, Markus Höhl, Andrea Brogna, Ullrich Trunk, Hans-Kristian Soltveit CBM.
LHCb VELO Upgrade Strip Chip Option: Data Processing Algorithms Giulio Forcolin, Abdul Afandi, Chris Parkes, Tomasz Szumlak* * AGH-Krakow Part I: LCMS.
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
DAQ 1000 Tonko Ljubicic, Mike LeVine, Bob Scheetz, John Hammond, Danny Padrazo, Fred Bieser, Jeff Landgraf.
3/06/06 CALOR 06Alexandre Zabi - Imperial College1 CMS ECAL Performance: Test Beam Results Alexandre Zabi on behalf of the CMS ECAL Group CMS ECAL.
TI Information – Selective Disclosure 1 TLK10xxx High Speed SerDes Overview Communications Interface High Performance Analog.
SEP Pre-PDR Peer Review DFE and DAP Electronics May 11, 2010
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Chapter 10: Operational Amplifiers
Beam Secondary Shower Acquisition System: Front-End RF Design
Ivan Perić University of Heidelberg Germany
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
A General Purpose Charge Readout Chip for TPC Applications
Software Defined Radio PhD Program on Electrical Engineering
Digital transmission over a fading channel
Channel Equalization Techniques
on behalf of the AGH and UJ PANDA groups
Techniques to control noise and fading
EEE4176 Applications of Digital Signal Processing
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
The Silicon Drift Detector of the ALICE Experiment
L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia
Signal processing.
Lock-in amplifiers
Subject Name: Digital Communication Subject Code: 10EC61
A Fast Binary Front - End using a Novel Current-Mode Technique
MODEM REGISTER VERIFICATION
MODEM REGISTER VERIFICATION
Digital Acquisition of Analog Signals – A Practical Guide
Data Representation and Arithmetic Algorithms
Status of n-XYTER read-out chain at GSI
MODEM REGISTER VERIFICATION
MODEM REGISTER VERIFICATION
Neurochip3.
SLOPE: A MATLAB Revival
Quantization in Implementing Systems
BESIII EMC electronics
TLK10xxx High Speed SerDes Overview
Data Representation and Arithmetic Algorithms
Image Coding and Compression
Readout Electronics for Pixel Sensors
Fixed-point Analysis of Digital Filters
Readout Electronics for Pixel Sensors
Readout Electronics for Pixel Sensors
Presentation transcript:

Design of Digital Filter Bank and General Purpose Digital Shaper Attiq ur Rehman

Digital Filtering Baseline Correction and Subtraction I Digital Shaper (Signal Conditioning & Baseline II)

Proposed Architecture for Signal shaping BCS I Removal of DC offset value and slow variations in the baseline. Dynamic update of threshold with valid peak detection Digital Shaper Signal conditioning and baseline restoration 4 Cascaded IIR filters Adaptive Algorithm for coefficients (optional – based on Analysis and enough motivation) Baseline correction II Moving average Filter (8 Stage)

The Baseline Correction and Subtraction Objectives Removal of DC offset Relatively Stable baseline for Processing (signal conditioning) Operational Modes Subtraction Mode Fixed subtraction Time Dependent Subtraction Self-calibration circuit (AUTOCAL) Conversion Mode Conversion of the input signal independent of Time Output values are stored in the LUT addressed by the input values. Test Mode LUT to store the test vectors to inject into processing chain for test purpose.

Systematic perturbation Systematic perturbation Baseline Correction 1 Systematic perturbation Baseline drift fpd = 0 Fixed pedestal Slow drifts Systematic perturbation Combination H(z) = (1-z-1) / (1-0.5)z-1

The Baseline Correction and Subtraction I Low frequency perturbation Fixed Pedestal Systematic interference After BCS I

Baseline Correction 1 Evaluation of AUTOCAL Proposed AUTOCAL Truncation/ Rounding Improvement Shifts in Baseline Proposed AUTOCAL Configurable depth Rounding off data at the result 18 bit Arithmetic

Digital Signal Shaper (Tail cancellation and Base Line Restoration) Objective Removal of Tail and Pileup Effects Efficiency of Zero Suppression Structure Four cascaded first order IIR Filters Offline / Online calculation of coefficients and configured in first phase of operation 1 - L z K 2 3 Adaptive Coefficient Determination ( Learning Algorithm ) From BCS Configuration 8 – TAP MAF BCS II Tail cancellation Filter BCS II Motivation for this structure (with an idea of general Purpose charge readout chip)

Digital Signal Shaper (Tail cancellation and Base Line Restoration) If zero-suppression (straight horizontal line) is directly applied, several clusters would be lost due to pileup

Digital Signal Shaper (Tail cancellation and Base Line Restoration) Functions signal (ion) tail suppression pulse narrowing  improves cluster separation gain equalization Filter compensates undershoot Architecture 3rd order IIR filter 18-bit fixed point 2’sC arithmetic single channel configuration  6 coefficients / channel Filter Narrows the pulse 11 bits 2’sC 18 bits 18 bits 2’sC 11 bits 2’sC word extension 3rd order IIR filter word rounding input output 11 bit 18-bit fixed point arithmetic Z-1 L1 K1 L2 K2 L3 K3

Digital Signal Shaper (Tail cancellation and Base Line Restoration) Filter Bank Structure 4 Cascaded first order IIR Filters Programmable / Adaptive coefficients Adaptive Processing Block Objective To calculate the coefficients for filter bank Functional Description Configuration Initial parameters of the pulse based on detector type / experimental setup Run Time Learning Algorithm Initial setup during Configuration Selection of good pulses based on minimum height and width. Weights/ coefficients determination based on intermediate shape of the signal

The Baseline Correction II Evaluation of Fixed (Double) threshold Change in Average Height of Signal Peak Peaks of lower height Shift of Baseline Effects of Undershoots Above stated factors may cause the fixed (double) threshold scheme to be in efficient. Proposed Solution Continuous update of baseline 8 stage calculation of baseline with availability of intermediate value

The Baseline Correction and Subtraction II Objectives Removal of non systematic effects on signal. Functional blocks Acceptance Window Dynamic Threshold Scheme 8 Samples window 8 – Tap MAF F(z) = z-1[1-1/8*(1+ z-1+z-2+….. z-7)