SuperB SVT Definition of sensor design and z-side connection scheme

Slides:



Advertisements
Similar presentations
ATLAS SCT Endcap Detector Modules Lutz Feld University of Freiburg for the ATLAS SCT Collaboration Vertex m.
Advertisements

Marco Bregant Vertex05 - Nikko, November 2005 Dipartimento di Fisica Universit à di Trieste & Istituto Nazionale di Fisica Nucleare (INFN) - Trieste ALICE.
Belle-II Meeting Nov Nov Thomas Bergauer (HEPHY Vienna) Status of DSSD Sensors.
Simulation Studies of a (DEPFET) Vertex Detector for SuperBelle Ariane Frey, Max-Planck-Institut für Physik München Contents: Software framework Simulation.
Workshop on Silicon Detector Systems, April at GSI Darmstadt 1 STAR silicon tracking detectors SVT and SSD.
David Doll. Beyond SM theories Mark Wise paper BBU starting point and expansion Look at 2.24 and 2.26 to see difference between kinetic and pole scheme.
Charged Particle Tracker for a RHIC/EIC joint detector Detector layouts based on EIC and NLC Physics drivers Silicon detector technologies Simulations.
The SVT in STAR The final device…. … and all its connections … and all its connections.
For high fluence, good S/N ratio thanks to: Single strip leakage current I leak  95nA at T  -5C Interstrip capacitance  3pF SVX4 chip 10 modules fully.
Striplet option of Super Belle Silicon Vertex Detector Talk at Joint Super B factory workshop, Honolulu 20 April 2005 T.Tsuboyama.
Module Production for The ATLAS Silicon Tracker (SCT) The SCT requirements: Hermetic lightweight tracker. 4 space-points detection up to pseudo rapidity.
The LHCb Inner Tracker LHCb: is a single-arm forward spectrometer dedicated to B-physics acceptance: (250)mrad: The Outer Tracker: covers the large.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
The ALICE Silicon Pixel Detector Gianfranco Segato Dipartimento di Fisica Università di Padova and INFN for the ALICE Collaboration A barrel of two layers.
Testbeam Studies of the LHCb Vertex Locator Modules Lisa Dwyer.
GEM chambers for SoLID Nilanga Liyanage University of Virginia.
Super-Belle Vertexing Talk at Super B Factory Workshop Jan T. Tsuboyama (KEK) Super B factory Vertex group Please visit
Semiconductor detectors An introduction to semiconductor detector physics as applied to particle physics.
Design and development of micro-strip stacked module prototypes for tracking at S-LHC Motivations Tracking detectors at future hadron colliders will operate.
February, 2007Vaclav Vrba, Prague FVTX Strip Sensor Design General features:  Strip pitch = 75 µm  # chip channels = 128;  chip width = 128 x 75 µm.
Thin Silicon R&D for LC applications D. Bortoletto Purdue University Status report Hybrid Pixel Detectors for LC.
Ultra-Fast Silicon Detector 1 Aide memoire: we are exploring the possibility of using silicon detectors with moderate gain to achieve ~ 20 ps time resolution.
PHASE-1B ACTIVITIES L. Demaria – INFN Torino. Introduction  The inner layer of the Phase 1 Pixel detector is exposed to very high level of irradiation.
18 March 2009 Thomas Bergauer Prototype batch of DSSD from commercial vendors & Proposal for SVD Layout HEPHY Vienna.
Solid State Detectors for Upgraded PHENIX Detector at RHIC.
Si sensors for LumiCal Wojciech Wierba Institute of Nuclear Physics PAN Cracow, Poland FCAL Workshop, LAL Orsay,
- Performance Studies & Production of the LHCb Silicon Tracker Stefan Koestner (University Zurich) on behalf of the Silicon Tracker Collaboration IT -
WG3 – STRIP R&D ITS - COMSATS P. Riedler, G. Contin, A. Rivetti – WG3 conveners.
PHENIX Vertex Detector with Conventional Strip Sensors Abhay Deshpande Stony Brook University.
EMCal Sensor Status (* M. Breidenbach*,
Tracking R&D at SCIPP: Charge Division Long Ladder Readout Noise Non-Prompt Tracks with SiD CERN Linear Collider Workshop October
R. Lipton Vertex ‘98 Santorini, Greece The D0 Silicon Microstrip Tracker (D0SMT) Outline  Design  Detector Studies Coupling capacitors Radiation Damage.
A New Inner-Layer Silicon Micro- Strip Detector for D0 Alice Bean for the D0 Collaboration University of Kansas CIPANP Puerto Rico.
ADC values Number of hits Silicon detectors1196  6.2 × 6.2 cm  4.2 × 6.2 cm  2.2 × 6.2 cm 2 52 sectors/modules896 ladders~100 r/o channels1.835.
FGT Magnet C Assembly metric tons (59 US tons) -100mm thick steel plates -6.6m high x 3.1m wide x 1m deep (outer dimensions) -5m high x 2.25m wide.
Status of Prototype Preparation (I) Wander Baldini On behalf of the Ferrara SuperB group SuperB Workshop, LNF Dic. 2-nd 2009.
I.Rashevskaya- SVT Meeting - Frascati SuperB SVT Strip Pairing: impact on the capacitance value Irina Rashevskaya, Luciano Bosisio, Livio.
Update on the activities in Milano M. Citterio and N. Neri on behalf of INFN and University of Milan SuperB Meeting: SVT Parallel Session.
L. Bosisio - 2nd SuperB Collaboration Meeting - Frascati SuperB SVT Update on sensor and fanout design in Trieste Irina Rashevskaya, Lorenzo.
H.-G. Moser Max-Planck-Institut fuer Physik DEPFET Meeting Heidelberg Sept DEPFET Geometry for SuperBelle Sensor Geometry Pixel Pitch Constant/variable.
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
L. Bosisio - SVT TDR Meeting SuperB SVT Update on Strip Parameters and Layer 3 Readout Options Irina Rashevskaya, Lorenzo Vitale, Livio Lanceri,
De Remigis The test has been accomplished with an SLVS signal, since that was chosen for the serial communication between the readout and the optical converter.
Update on & SVT readout chip requirements
SVD Electronics Constraints
Characterization and modelling of signal dynamics in 3D-DDTC detectors
FBK / INFN Roma, November , 17th 2009 G. Darbo - INFN / Genova
SVT subchapters & editors
I. Rashevskaya on behalf of the Slim5 Collaboration, Trieste Group
SVT – SuperB Workshop – SLAC 6-9 Oct 2009
Christoph Schwanda (HEPHY Vienna) For the Belle II SVD group
INFN Pavia and University of Bergamo
- STT LAYOUT - SECTOR F SECTOR A SECTOR B SECTOR E SECTOR D SECTOR C
SuperB SVT Silicon Sensor Suppliers
SVT Mechanics Baseline SuperB SVT configuration
Silicon Pixel Detector for the PHENIX experiment at the BNL RHIC
SuperB SVT Silicon Sensor Requirements
SuperB SVT Update on Sensor and Fanout Design in Trieste/Como
WG4 – Progress report R. Santoro and A. Tauro.
SuperB SVT Silicon Sensor Geometry Optimization
SIT AND FTD DESIGN FOR ILD
Design and fabrication of Endcap prototype sensors (petalet)
Silicon tracker and sensor R&D for sPHENIX
SVT detector electronics
Vertex Detector Overview Prototypes R&D Plans Summary.
Analog Front-end electronics for the outer layers of the SuperB SVT: design and expected performances Luca Bombelli1,2 on behalf of the SVT-SuperB Group.
Limited Streamer Tube Project Summary
SVT detector electronics
Perugia SuperB Workshop June 16-19, 2009
Presentation transcript:

SuperB SVT Definition of sensor design and z-side connection scheme Irina Rashevskaya, Lorenzo Vitale, Livio Lanceri, Luciano Bosisio INFN-Trieste e Università di Trieste * L. Bosisio - SVT Meeting - Pisa - 27.01.2012

Layer 1-5 - Sensor dimensions We assume the layer dimensions given by Filippo the r-φ cross-section remains the same as in BaBar the length of the barrels is increased by a factor of ~1.5 the wedge sensors retain the same size as in BaBar We minimize the number of sensors in each ladder, with the following constraints: 8 different sensor models, fitting within a 150 mm wafer (a dedicated sensor for each barrel ladder type, plus the wedge sensor) Even number of sensors in each ladder, allowing symmetric forward-backward readout L. Bosisio - SVT Meeting - Pisa - 27.01.2012

Microstrip Sensor design for Layers 1 - 5 Ladder composition, sensor models and dimensions have been defined Physical dimensions, number of strips and pitches for the nine different sensor models. Active area is: 0.7 mm inside the physical sensor area in Ly 1 – 5 (300 µm thick) 0.6 mm inside the physical sensor area in Ly 0 (200 µm thick) L. Bosisio - SVT Meeting - Pisa - 27.01.2012

Ladder Composition For layers 1 – 5 : Total sensor area 1.51 m2 Number of the different sensor types per module, and total required number of sensors, including one spare module per module type (two for layer 0). For layers 1 – 5 : Total sensor area 1.51 m2 Total number of sensors 300 Total number of wafers 254 (two wedge sensors can fit in a 150 mm wafer) L. Bosisio - SVT Meeting - Pisa - 27.01.2012

Sensor Suppliers Possible suppliers of double-sided sensors on 150 mm wafers: Micron 200 µm and 300 µm thickness OK 5 mm minimum clearance from wafer edge Sintef 300 µm thickness only 8 mm minimum clearance from wafer edge Hamamatsu 320 µm minimum thickness CiS (Erfurt, D) presently only 100 mm, 150 mm within 2013 (?) FBK-irst (Trento) presently only 100 mm, 150 mm within 2014 (?) E2V (UK) is evaluating the possibility to fabricate DSSD. L. Bosisio - SVT Meeting - Pisa - 27.01.2012

z-side readout: ganging of strips The number of readout strips exceeds that of available amplifier channels => at least a part of the readout channels must be connected to more than one strip. In BaBar we choose to gang together two far apart strips: In the SuperB SVT the increased length of the modules will force us to gang together up to three strips in Ly 4 & 5, with a further increase in capacitance and noise. L. Bosisio - SVT Meeting - Pisa - 27.01.2012

An alternative option: ‘pairing’ of strips At small theta angles (large incidence angles) the track traverses several z-strips (up to 9 in the inner layers!) and the signal becomes ~ proportional to the strip pitch ( < wafer thickness) This suggest to bond two or more adjacent strips to a single fanout trace, effectively increasing the strip pitch and the signal into a readout channel, with a less than proportional increase in capacitance. This gives better S/N and efficiency at small theta angles compared to non-paired strips. The improvement is more important when compared to ganging, for which the strip capacitance is proportional to the number of strips ganged together, but the signal is that of a single strip. Moreover, in the pairing scheme the fanout capacitance too is lower, because of the doubled trace pitch. In addition, at small theta angles pairing is expected to give better spatial resolution with respect to ganging. To preserve spatial resolution, two strips can be paired only when the track projection exceeds 2 times the pitch. L. Bosisio - SVT Meeting - Pisa - 27.01.2012

Inner Layers: Pairing only Proposed z-side strip connection for Layers 1, 2, 3. Layer # of channels with NO pairing # of channels with pairing x 2 # of channels with pairing x 3 Total # of readout channels 1 688 208 896 2 627 132 137 3 957 196 127 1280 A prototype fanout for layer 3 is being produced with this pairing configuration. L. Bosisio - SVT Meeting - Pisa - 27.01.2012

Outer Layers: Pairing + Ganging Proposed z-side strip connection for Layers 4, 5. Pairing alone (2 or 3 strips, depending on position) is not enough: we must in addition gang together 2 and 3 strips. Layer Total number of strips Number of channels with the indicated pairing multiplicity Number of channels needed with pairing only Number of readout channels available Ganging factor needed Number of channels with the indicated ganging multiplicity   x 1 x 2 x 3 4a 1398 1108 145.0 1253 640 1.96 27 613 4b 1448 1134 157.0 1291 2.02 629 11 5a 1761 1241 260.0 1501 2.35 419 221 5b 1815 1265 275.0 1540 2.41 380 260 Note: on wedge sensors the track incidence angle is not large enough to allow pairing of strips: the track projection along z never exceeds 2 x readout_pitch (= 2 x 210 µm). L. Bosisio - SVT Meeting - Pisa - 27.01.2012

Outer Layers: Pairing + Ganging Example: Proposed connection scheme for Layers 5b z-side fanout.   Fanout for Layer 5b Sensor # From strip To strip Pairing Ganging 1 260 x 3 261 499 x 2 2 141 142 401 402 449 450 3 Wedge 58 59 318 L. Bosisio - SVT Meeting - Pisa - 27.01.2012

Next steps Urgent: Review the strip parameters needed for evaluating the performance of the front-end (C, R_series, R_parallel, I_leak after irradiation). We are going to measure the capacitance of different pairing configurations on a BaBar-like FBK-irst sensor two sensors glued on fiberglass boards, for measurements on p-side and n-side, respectively bonding and measurements to start next week Paired strip capacitance will also be evaluated with simulation. The final design should be based on a realistic evaluation of S/N and spatial resolution, obtained through an ad hoc MC simulation of the detector response. L. Bosisio - SVT Meeting - Pisa - 27.01.2012