Fibonacci Counter The picture above illustrate a spiral that connect opposite end in each box. This pattern of spiral is call the golden spiral. http://en.wikipedia.org/wiki/Golden_spiral.

Slides:



Advertisements
Similar presentations
Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform.
Advertisements

LabVIEW is a graphical programming development environment for data acquisition and control, data analysis, and data presentation. With LabVIEW you can.
How to do a print screen!. 1. Find what you want to ‘copy’ as evidence:
In the top left corner of the page, click on Pages & Files. Click on the If Then Statements folder to select it. Click New – Create a Page. You can also.
CDA 3100 Recitation Week 11.
Copyright © 2005 Rockwell Automation, Inc. All rights reserved. 1 Micro Logix 1100 RSLogix 500 LAB#2 Timing, Counting & Comparing.
August 2014 Liver quest User Demo: Liver Quality Enhancement Service Tool (QuEST)
COMPUTER PROGRAMMING I Essential Standard 5.02 Understand Breakpoint, Watch Window, and Try And Catch to Find Errors.
How to Program an IC Chip Using the SUPERPRO 280U.
This document guides you through using the common features of the InFocus™ Mondopad™ touchscreen display located in this room. Getting Started Power Display.
Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.
ECE 272 Xilinx Tutorial. Workshop Goals Learn how to use Xilinx to: Draw a schematic Create a symbol Generate a testbench Simulate your circuit.
Sequential Logic Design
Sequential Logic Design
Chapter 05 Tutorial Using Verilog
Using the Unity 98 Cordless Response System Directions : Courtesy of IHC public relations.
Inventory Throughout this slide show there will be hyperlinks (highlighted in blue) follow the hyperlinks to navigate to the specified Topic or Figure.
Programming with App Inventor Computing Institute for K-12 Teachers Summer 2012 Workshop.
Part 1 Using the ARM board And start working with C Tutorial 5 and 6
9000U Quick Guide Marketing & RMA Department XELTEK 8/28/2015.
Advanced Digital Circuits ECET 146 Week 3 Professor Iskandar Hack ET 221B,
1 DESKTOP TIPS Presented by: Doug Bonebrake Senior Project Manager Global Project Office FrontRange Solutions Inc.
Josh Probert – Yankee A Prototype based on Sierra’s SRS.
1 iSee Player Tutorial Using the Forest Biomass Accumulation Model as an Example ( Tutorial Developed by: (
Basic Administration.  Familiarize support staff with basic DSX administrative tasks  Provide expedited service to customers  Minimize the involvement.
High Speed Data Converter University
There are lots of wikis out there… But I like…. A how-to for the classroom.
GCS 300 System Operation Application – Level 1.
Advanced Digital Circuits ECET 146 Week 5 Professor Iskandar Hack ET 221G, Me as I typed this slides.
 Enter username and password into Novell screen.  Click “ok” and wait for desktop to load.  When desktop loads, open Microsoft Word using the icon.
Advanced Digital Circuits ECET 146 Week 2 Professor Iskandar Hack ET 221B,
ACTIVINSPIRE TRAINING Tips and tools for creating Flipcharts on ActivInspire.
Synopsys Custom Designer Tutorial for a chip integration using the University of Utah Standard Cell Libraries In ON Semiconductor 0.5u C5 CMOS Version.
MODULE 2 Microsoft® Windows 7 Chapter 1: Navigating around Windows Chapter 2: Managing Files and Folders Chapter 3: Working with Windows Settings, Gadgets,
Programmable Logic Training Course HDL Editor
Using This PowerPoint This PowerPoint presentation assumes your Computer Science teacher has provided you with the InstallingJava folder, which contains.
 Seattle Pacific University EE Logic System DesignAlteraBoard-2 Altera Cyclone II (484 Pin BGA) 22 Pins.
Quick guide to ASIMON configuration For version 3.0 or greater SAFETY AT WORK Date: 3/18/2009.
Start with loading the picture Locate your camera’s USB cable –it looks something like this:
Powerpoint Tutorial J.Kellow. Add a new slide Layouts.
Introduction to Verilog. Data Types A wire specifies a combinational signal. – Think of it as an actual wire. A reg (register) holds a value. – A reg.
Copyright © 2007 by Pearson Education 1 UNIT 6A COMBINATIONAL CIRCUIT DESIGN WITH VHDL by Gregory L. Moss Click hyperlink below to select: Tutorial for.
CWA 3105 Presents At&t Connect for Windows pc This will be a quick set up guide for our new virtual meeting program We are the ELITE to have this trial.
Making a 24hr Timer.
Programming and Debugging with the Dragon and JTAG
Lab 1: Using NIOS II processor for code execution on FPGA
The first change to your project files that is needed is to change the device to the correct FPGA. This is done by going to the Assignments tab on the.
CLASS OVERVIEW/OBJECTIVES
Chapter 04 Tutorial Using StateCAD
Installation and Training
Implementing VHDL Modules onto Atlys Demo Board
Computer Programming I
User guide for Direct Observations equipment use
Programming Scratch to Control a K’NEX Fairground Ride
MicroEconomix 1500 RSLogix 500 LAB#2
McCrometer Nano Board Test Procedure
Week 5, Verilog & Full Adder
Windows xp PART 1 DR.WAFAA SHRIEF.
Data Upload & Management
Web service.
Logic Analyzers EECS150 Fall Lab Lecture #5 Arjun Singh
Founded in Silicon Valley in 1984
Computer Basics.
Lesson 1 - Automating Tasks
Logic Analyzers EECS150 Fall Lab Lecture #5 Arjun Singh
Microsoft PowerPoint.
CS334: Logisim program lab6
Mu Editor – New User Cheat Sheet – CircuitPython Mode
Mu Editor – New User Cheat Sheet – CircuitPython Mode
2019 Investing Now Summer Program
Presentation transcript:

Fibonacci Counter The picture above illustrate a spiral that connect opposite end in each box. This pattern of spiral is call the golden spiral. http://en.wikipedia.org/wiki/Golden_spiral

Goal Design a Five bit Fibonacci counter 25= 32bit size Count sequence 0, 1, 1, 2, 3, 5, 8, 13, 21…

Truth Table Did not use in actual design Q1 Q2 Q3 Q4 Q5 Q1+ Q2+ Q3+   Q1+ Q2+ Q3+ Q4+ Q5+ 1 Did not use in actual design

K-Map Q2+=(~Q1~Q2Q3~Q4Q5)+(~Q1Q2~Q3~Q4~Q5) Q1+= ~Q1Q2Q3~Q4Q5 000 001 011 010 110 111 101 100 00 01 1 11 10 Q2+ Q3,Q4,Q5 Q1,Q2 000 001 011 010 110 111 101 100 00 1 01 11 10 Q2+=(~Q1~Q2Q3~Q4Q5)+(~Q1Q2~Q3~Q4~Q5) =(~Q1~Q4)((~Q2Q3Q5)+(Q2~Q3~Q5)) =(~Q1~Q4)(Q2 XOR Q3 XOR Q5) Q1+= ~Q1Q2Q3~Q4Q5 Q3+ Q3,Q4,Q5 Q1,Q2 000 001 011 010 110 111 101 100 00 1 01 11 10 Did not use in actual design Q3+= (~Q1~Q3Q4Q5)+(~Q1Q2~Q3~Q4~Q5) = (~Q1~Q3)((Q4Q5)+(~Q3~Q4~Q5))

K-Map Q4+= (~Q1~Q2~Q3~Q4Q5)+(~Q1~Q2Q3~Q4~Q5) = (~Q1~Q2~Q4)(Q3 XOR Q5) 000 001 011 010 110 111 101 100 00 1 01 11 10 Q4+= (~Q1~Q2~Q3~Q4Q5)+(~Q1~Q2Q3~Q4~Q5) = (~Q1~Q2~Q4)(Q3 XOR Q5) Q5+ Q3,Q4,Q5 Q1,Q2 000 001 011 010 110 111 101 100 00 1 01 11 10 Did not use in actual design Q5+= (~Q1~Q3~Q4~Q5)+(~Q1~Q2~Q3Q4)+(~Q1Q2Q3~Q4Q5) = (~Q1)((~Q3~Q4~Q5)+(~Q2~Q3Q4)+(Q2Q3~Q4Q5))

State Diagram 1 2 3 21 13 8 5

Verilog HDL Source code module Fcount(ClkM,fn); input ClkM; output[4:0] fn; reg [4:0] fn; always@(posedge ClkM) begin case(fn) 0:fn<=1; 1:fn<=2; 2:fn<=3; 3:fn<=5; 5:fn<=8; 8:fn<=13; 13:fn<=21; 21:fn<=0; default:fn<=0; endcase end endmodule

Verilog HDL Testbench code module fcounttest; reg CLKM; wire[4:0] FN; Fcount TL(CLKM,FN); initial begin #200 $stop; end CLKM=0; #1 forever #10 CLKM=~CLKM; endendmodule TL in the verilog code is use to identify the creator of the code. Suppose if someone use your source code and have no knowledge of how verilog work then that person will just copy the whole source code thus the incriminate their self.

Waveform Output Red line in the waveform denote do not care “x” and Gold or Yellow line denote high “Z”. Note the Yellow horizontal line is not the “Z” it refer to a time reference for the user.

ISPLever Tutorial To run ISPLever do the following: Start > type in “isplever” Open isplever

ISPLever Tutorial Create a New Project Name the Project and under Project type select “Schematic/Verilog HDL” and save project

ISPLever Tutorial In the Source Tab Choose “Select New Device” to select device

ISPLever Tutorial In “Family” select the type of device being use In “Device” select the series of the chip In “Part Name” select the version of the chip Click “OK” to finish Two new window should popup asking for change in device. Click OK for both popup window.

ISPLever Tutorial Right click on the device and select import. Import your source code

ISPLever Tutorial Highlight your source code On the right side of the window “Processes for current sources” double click on “Compiled Equations” to compile On the bottom window is the log file when compile this window will show if the source code compile correctly or not with a green check. If incorrect troubleshoot source code for bug.

ISPLever Tutorial Highlight the device Double click on “JEDEC File” to create a JED file Double click on “Chip Report” In the bottom window after running chip report select all with your mouse and copy the report. In notepad or word paste the report. The chip report will give you a diagram layout your device

SuperPro Z Tutorial Turn on the SuperPro Z Programmer by pushing on the rocker switch on the side of the device Start > search> type in “superpro z” Select SuperPro Z to open

SuperPro Z Tutorial In “Device” tab chose “select” to select chip

SuperPro Z Tutorial Find the manufacture name and device name If you do not know look up the datasheet of the device Once the manufacture name and device is correctly enter click “ok”

SuperPro Z Tutorial In the bottom window in SuperPro Z the device specification is listed Under the “File” tab chose “load” and find the JED file that was save from ISPLever

SuperPro Z Tutorial Insert the chip into the programmer by doing the following step: Push the metal lever switch upward to allow the slot to accept the pins of the chip or remove the pins depend on what action user is performing Indication on left side of the device show how the chip reset. The pins first fill in the closet slot toward the user and then extend away from the user Push the metal lever downward lock in the chip. LED indicate power of device

SuperPro Z Tutorial Click on “Prog” icon to program the chip

SuperPro Z Tutorial The follow step occur in the Programming: Device is erase Pins and connections are created within the device Once the programming is done

Hardware One GAL22V10D-10LP Five LED Power supply 5VDC Function Generator 1Hz square wave Resistor

Hardware

Testing Click on picture to play video.

Question???

Reference http://en.wikipedia.org/wiki/Fibonacci_number http://www.latticesemi.com/lit/docs/tutorials/tutor8.pdf?jsessionid=f030ed9e982587c56bcc4864136a29666571 http://en.wikipedia.org/wiki/Fibonacci_number

Fibonacci Team Member Torn Saelee George Thao