0v1.

Slides:



Advertisements
Similar presentations
Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.
Advertisements

Lecture 15 Finite State Machine Implementation
ECE Lecture 1 1 ECE 3561 Advanced Digital Design Department of Electrical and Computer Engineering The Ohio State University.
A. Castañeda 07 th September 2009 Generators and Detectors Permit Loop / CIBG / CIBO 0v0.
CPE 169 Digital Design Laboratory Digilent Inc. Nexys Development Board.
The Architecture, Design and Realisation of the LHC Beam Interlock System Machine Protection Review – 12 th April 2005.
B. Todd AB/CO/MI BIS Audit 18 th September 2006 Test and Monitor with the CIBT.
Operational tools Laurette Ponce BE-OP 1. 2 Powering tests and Safety 23 July 2009  After the 19 th September, a re-enforcement of access control during.
B. Todd et al. 25 th August 2009 Observations Since v1.
B. Todd on behalf of TE/MPE/MI 25 th May 2009 Beam Interlock System Changes Following 2006 Audit 1v0.
B. Todd AB/CO/MI BIS Audit 18 th September 2006 Signal Integrity Electro-Magnetic Compatibility Dependability.
LLRF FOR CHOPPER Grégoire Hagmann Philippe Baudrenghien BE/RF/FB February 24th, 2013.
ECE Lecture 1 1 ECE 561 Digital Circuit Design Department of Electrical and Computer Engineering The Ohio State University.
BLM “sunglasses” Filter Box. Current layout: BLM crates CIBU units Rack BY02 / SR8 BIC crate ( UA83 ) User_Permits Maskable channel Unmaskable channel.
Portable Heart Attack Detector (PHAD) Final Presentation
ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.
MPP 4 th March - 1v0 CERN MPP CERN MPP SMP Team 3.
B. Todd et al. 19 th August 2009 The Beam Interlock System Thanks to: Machine Protection Panel, R. Schmidt, B. Puccio, M. Zerlauth and many more… 0v2.
TE/TM 30 th March - 0v1 CERN MPP SMP 3v0 - Introduction 3 *fast *safe *reliable *available generates flags & values.
CERN Dependable Design Example ITER – Machine ProtectionB. ToddMay 2010 Thanks to : TE/MPE/MI, CERN Machine Protection Panel, et al 1v0 Beam Related Machine.
LHC’s Modular Machine ITER – Machine ProtectionB. ToddJuly 2010 Thanks to : TE/MPE/MI, CERN Machine Protection Panel, et al 1v0 Protection System.
BIS main electronic modules - Oriented Linac4 - Stéphane Gabourin TE/MPE-EP Workshop on Beam Interlock Systems Jan 2015.
ESS Timing System Plans Timo Korhonen Chief Engineer, Integrated Control System Division Nov.27, 2014.
George Mason University Finite State Machines Refresher ECE 545 Lecture 11.
Combining safety and conventional interfaces for interlock PLCs
Sequential Programmable Devices
Instructor Materials Chapter 8: Network Troubleshooting
Realising the SMP 1. Safe Machine Parameters Overview
0v1.
CV controls in-sourcing Technical meeting
The TV Beam Observation system - BTV
Lecture 15 Sequential Circuit Design
Beam Interlock System SPS CIBU Connection Review
2007 IEEE Nuclear Science Symposium (NSS)
Overview of the Beam Interlock System
ECE 448 Lecture 6 Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts, and VHDL Code.
Dependability Requirements of the LBDS and their Design Implications
Realising the SMP 1. Safe Machine Parameters Overview
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
Overview of CERN BIS and Communication Hardware
FRIB PLC Testing & Verification Process
Introduction Introduction to VHDL Entities Signals Data & Scalar Types
Reliability targets in functional specifications
B.Todd, M. Zerlauth, I. Romera, A. Castaneda
1v0.
Electronics for Physicists
Commissioning and Testing the LHC Beam Interlock System
Digital Design.
ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.
CPE/EE 422/522 Advanced Logic Design L03
MPSC Procedures An update
Erasable Programmable Logic Devices (EPLDs)
It is partitioned into 4 quadrants, each containing 12 macrocells.
J. Emery, B. Dehning, E. Effinger, G. Ferioli, C
CS 501: Software Engineering Fall 1999
Trigger Frequency Analysis & Busy/Veto on the SCT TIM
Programmable Logic- How do they do that?
Electronics for Physicists
"Computer Design" by Sunggu Lee
ECE 448 Lecture 6 Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts, and VHDL Code.
Timer/Counter Timer/Counter 0 Timer/Counter 1 Timer/Counter 2 8 bit
ECE 448 Lecture 6 Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts, and VHDL code ECE 448 – FPGA and ASIC Design.
Beam Interlocks for Detectors and Movable Devices
Towards final BCM firmware and interface to MPS Hooman Hassanzadegan BI forum, Nov 2018, Lund
The LHC Beam Interlock System
Interlocking strategy
Digital Designs – What does it take
ECE 448 Lecture 6 Finite State Machines State Diagrams vs. Algorithmic State Machine (ASM) Charts.
Presentation transcript:

0v1

CIBM – Controls Interlocks Beam Manager CIBM – Matrix CPLD CIBM – Controls Interlocks Beam Manager CIBM Beam-1 x6 CIBM Beam-2 x8 x6 CERN, the LHC and Machine Protection

CIBM – Matrix CPLD CIBM – Controls Interlocks Beam Manager Critical Function Perform local ‘AND’ to make a LOCAL_BEAM_PERMIT from all USER_PERMITs Filter each USER_PERMIT to remove glitches Apply DISABLE jumpers to switch off unused channels Allow MASKABLE inputs to be ignored if SAFE_BEAM_FLAG is TRUE Everything duplicated Critical is in a different device to Non-Critical CERN, the LHC and Machine Protection

Block Diagram CERN, the LHC and Machine Protection

Block Diagram Hardware MATRIX = 9500XL Complex Programmable Logic Device (CPLD) Hardware Description Language (VHDL) S3 1000 FPGA Coolrunner 2 CPLD XC95144XL CPLD XC95144XL CPLD CERN, the LHC and Machine Protection

Block Diagram LOOP_OUT = LOOP_IN when LOCAL_PERMIT is TRUE LOCAL_PERMIT_A 14 LOOP_A_OUT USER_PERMIT_A LOOP_A_IN 14 LOOP_B_OUT USER_PERMIT_B LOOP_B_IN LOCAL_PERMIT_B LOOP_OUT = LOOP_IN when LOCAL_PERMIT is TRUE If LOOP_OUT is CORRECT FREQUENCY then BEAM_PERMIT = TRUE CERN, the LHC and Machine Protection

Block Diagram Focus of this talk CERN, the LHC and Machine Protection

Orange = Critical Signals Green = Non-Critical Signals IO Signals Orange = Critical Signals Green = Non-Critical Signals CERN, the LHC and Machine Protection

The Fail-Safe Principle Electrical Characteristics - See section 18 Too detailed to present everything now - basic premise is always as follows: Fast, Dependable Transmission CERN, the LHC and Machine Protection

The Fail-Safe Principle Electrical Characteristics - See section 18 Too detailed to present everything now - basic premise is always as follows: CERN, the LHC and Machine Protection

The Fail-Safe Principle Electrical Characteristics - See section 18 Too detailed to present everything now - basic premise is always as follows: CERN, the LHC and Machine Protection

The Fail-Safe Principle Electrical Characteristics - See section 18 Too detailed to present everything now - basic premise is always as follows: CERN, the LHC and Machine Protection

The Fail-Safe Principle At Destination: if (*FLAG = 0 AND FLAG_FAULT = 0) then FLAG = TRUE MAX3440 = fail-safe transceiver, narrow window for USER_PERMIT = TRUE CERN, the LHC and Machine Protection

The Fail-Safe Principle We always use two links. Using two separate hardware paths A B We can safely test this by setting ‘A’ TRUE and ‘B’ FALSE and vice-versa CERN, the LHC and Machine Protection

Inside the Matrix CPLD A very simple code…. A CPLD 288 macrocell is equivalent to 288 registers, with 288 look-up tables ALL INPUTS corrected for polarity before used internally Whole of Thursday dedicated to explaining this code in detail CERN, the LHC and Machine Protection

Inside the Matrix CPLD CERN, the LHC and Machine Protection

DISABLE CERN, the LHC and Machine Protection

Inside the Matrix CPLD CERN, the LHC and Machine Protection

Only half of the inputs can be masked CERN, the LHC and Machine Protection

Inside the Matrix CPLD CERN, the LHC and Machine Protection

Probably the most critical code in the matrix. FILTER Probably the most critical code in the matrix. Perpetual filtering is possible if there is noise = counters monitored, logged and alarmed CERN, the LHC and Machine Protection

Inside the Matrix CPLD CERN, the LHC and Machine Protection

MATRIX Generally: if INPUT (14->1) = TRUE AND SOFTWARE = TRUE then LOCAL_BEAM_PERMIT = TRUE LATCH_INIT must be pulsed after the device is powered LATCH_ENABLE is TRUE in LHC - So after every TRUE -> FALSE trigger, LATCH_REARM must be pulsed CERN, the LHC and Machine Protection

Inside the Matrix CPLD CERN, the LHC and Machine Protection

If LOCAL_BEAM_PERMIT = TRUE then OUT = IN SWITCH If LOCAL_BEAM_PERMIT = TRUE then OUT = IN CERN, the LHC and Machine Protection

Monitoring The FPGA in the CIBM contains extensive monitoring: 8000 record history buffer, accurate to 1us Integrity analysis for Beam Permit Loops Glitch Counters More in demonstration day Thursday CERN, the LHC and Machine Protection

CRITICAL Matrix Verification 1/2 Complete, exhaustive VHDL simulation Two different engineers wrote code (A vs B) Three different engineers tested it Code coverage 100% on critical signals BEAM_PERMIT_INFO – One Impossible combination – Not critical CERN, the LHC and Machine Protection

CRITICAL Matrix Verification 2/2 Complete, exhaustive Hardware test-bench - 100% of critical signals 4 hours to test everything at ~100k combinations per second Rear View Front View Top-Down verification of the Matrix function CERN, the LHC and Machine Protection

CRITICAL Matrix Verification 2/2 Complete, exhaustive Hardware test-bench - 100% of critical signals 4 hours to test everything at ~100k combinations per second Rear View Front View After installation – we test critical paths online using ‘A’ ‘B’ test mode end to end … CERN, the LHC and Machine Protection

FIN CERN, the LHC and Machine Protection