Summary of Samples Photolithography Samples: EBL Samples:

Slides:



Advertisements
Similar presentations
(and briefly, Electrodeposition)
Advertisements

Pertemuan 5 Fabrikasi IC CMOS
PMMA & HSQ trend chart December 2012 Sangeeth kallatt.
CMOS Process at a Glance
SPIN
Creating Snow flake structures using EBL Date:January 2011 by:Lejmarc Snowball Principle Investigator:Dr. William Knowlton for:Nanoscale Materials and.
Prototype Showcase  What is a metamaterial?  How our 2-D sample was created  How our phase mask was created  SEM images of 2-D sample and phase mask.
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
Rapid Screening of Micro Fuel Cells for Portable Electronics PIs: Li Tan, Engineering Mechanics Zhaoyan Zhang, Mechanical Engineering University of Nebraska,
Top Side Conductor vacuum deposition Aluminum sputter deposit in Argon plasma CVC 601-sputter deposition tool.
TOP-DOWN TECHNIQUES (LITHOGRAPHY) FOR MAKING QUANTUM WIRES Lingyun Miao, Limin Ji ECE Dept. University of Rochester.
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,
Lecture #51 Lecture #5 – VLSI Design Review zPhotolithography zPatterning Silicon zProcess steps used are: yStarts with Si wafer yThermal oxidation yPhotoresist.
Device Fabrication Example
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
J. Salonen, “Flip Chip Bumping Process at VTT" [presentation for GPG], 16-March-2007 Flip Chip/Bumping Process at VTT Last modified March 16, 2007 By Jaakko.
McGill Nanotools Microfabrication Processes
Weekly Group Meeting Report Renjie Chen Supervisor: Prof. Shadi A. Dayeh.
Overview and Introduction to Nanotechnology: What, Why and How Overview and Introduction to Nanotechnology: What, Why and How Mark Tuominen Professor of.
Fabrication and magnetic characterization of embedded permalloy structures T.Tezuka, T.Yamamoto, K. Machida, T. Ishibashi, Y. Morishita, A. Koukitu and.
Nanoprobe Arrays for Controlled and Massively Parallel Nanofabrication
ECE484: Digital VLSI Design Fall 2010 Lecture: IC Manufacturing
Presentation Outline February 25 th 20112Microfabrication Design Challenge 2011.
Weekly Group Meeting Report Renjie Chen Supervisor: Prof. Shadi A. Dayeh.
PTC Proposal Seongjin Jang September 09, Submit Application To PTC All the users should submit their process-related information to Process Technology.
Presenter Name Facility Name Ultra Thin CCD detectors for particle physics experiments.
1 Use of gratings in neutron instrumentation F. Ott, A. Menelle, P. Humbert and C. Fermon Laboratoire Léon Brillouin CEA/CNRS Saclay.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
Weekly Group Meeting Report
Band Theory: Metallic Bonding Photoelectron Spectroscopy.
Department of Chemistry , SungKyunKwan University
Optimization of T-Cell Trapping in a Microfluidic Device Group #19 Jeff Chamberlain Matt Houston Eric Kim.
2. Design Determine grating coupler period from theory: Determine grating coupler period from theory: Determine photonic crystal lattice type and dimensions.
Weekly Group Meeting Report Renjie Chen Supervisor: Prof. Shadi A. Dayeh.
FULTEC / RPI GaN MESFET Process Flow
Weekly Group Meeting Report Renjie Chen Supervisor: Prof. Shadi A. Dayeh.
Weekly Group Meeting Report Renjie Chen Supervisor: Shadi A. Dayeh.
Fab - Step 1 Take SOI Wafer Top view Side view Si substrate SiO2 – 2 um Si confidential.
Magnetic Nanofluidics ME342 Design Project Update 2 Abhishek Dhanda Kwan-Kyu Park Michael Pihulic Katherine Tsai July 13, 2006.
Near Field Scanning Optical Microscopy (NSOM, SNOM, NFOM) Stephanie Pruzinsky Group Meeting, June 6, 2002.
RTDs: Resistance Temperature Detectors 1 Simone Traverso.
Speaker: Shiuan-Li Lin Advisor : Sheng-Lung Huang
X axis y axis Points on a coordinate plane are written like this: (-8, 9) Move the dot.
Microwave Properties of Magnetic Nanowire Arrays Acknowledgments This work was supported by the National Science Foundation, through Grant No. ECCS
Developing a Versatile Platform for Nanoscale Materials Characterization Julia Bobak, Daniel Collins, Fatemeh Soltani, David W. Steuerman Department of.
Process technology. Process Technology 2 MMIC-HEMT, ETH Zürich Electrical nm contacts, Uni Basel Luft InP 70 nm DFB Laser, WSI München Applications: Nano.
Date of download: 11/12/2016 Copyright © 2016 SPIE. All rights reserved. A sketch of a micro four-point probe with integrated CNTs in situ grown from nickel.
Weekly Group Meeting Report
Innovative Micromegas manufacturing with Microfabrication techniques
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Basic Planar Processes
Simplified process flow for bonding interface characterization
Etching Processes for Microsystems Fabrication
Luminescent Periodic Microstructures for Medical Applications
E-beam Lithography for Optical Gratings and Waveguides
Process Flow for ESS5810 AMSF
Technical review August-2017 E-beam Lithography
CHE 5480 Summer 2005 Maricel Marquez
Digital Integrated Circuits A Design Perspective
Band Theory: Metallic Bonding
Silicon Wafer cm (5’’- 8’’) mm
31/08/ GaAs and 5629 GaAs growth 5622 GaAs,
FEOL Front End Of Line.
PlasmaTherm DSE Qual - Nano Recipe
C.2.10 Sample Questions.
C.2.8 Sample Questions.
C.2.8 Sample Questions.
Photolithography.
Presentation transcript:

Summary of Samples Photolithography Samples: EBL Samples: Pieces mask Bonding Si thinning Ni Dots Pillar Etching 2 PL-mask 4 ✔ 10 um 1um size 80 um EBL Samples: 3 pieces of EP1, 3 pieces of EP2, and 5 pieces of EP3, was written in CINT Pieces mask Bonding Si thinning Ni Dots Pillar Etching 2 EP1_Linear ✔ 1 EP2_HiDens EP3_NetW

Sample #: 131016D 2 um Pillar Etching 100nm SiO2 Deposite PMMA A4 Spin-coating (~ 300nm)

Summary of Masks PL-mask 4 PL-mask 6 EP1_Linear EP2_HighDensity 3um line width, 2um space EP1_Linear EP2_HighDensity EP3_Network 300nm line width, 500nm space, 500nm tip 300nm line width, 700nm space, 500nm tip 300nm line width, 500nm tip