Intel’s Core i7 Processor

Slides:



Advertisements
Similar presentations
Dynamic Thread Mapping for High- Performance, Power-Efficient Heterogeneous Many-core Systems Guangshuo Liu Jinpyo Park Diana Marculescu Presented By Ravi.
Advertisements

High Performing Cache Hierarchies for Server Workloads
AMD OPTERON ARCHITECTURE Omar Aragon Abdel Salam Sayyad This presentation is missing the references used.
Intel Multi-Core Technology. New Energy Efficiency by Parallel Processing – Multi cores in a single package – Second generation high k + metal gate 32nm.
Intel ® Xeon ® Processor E v2 Product Family Ivy Bridge Improvements *Other names and brands may be claimed as the property of others. FeatureXeon.
Intel Xeon Nehalem Architecture Billy Brennan Christopher Ruiz Kay Sackey.
Original Authors: Stefan Rusu, Simon Tam, Harry Muljono, Jason Stinson, David Ayers, Jonathan Chang, Raj Varada, Matt Ratta, Sailesh Kottapalli Some slides.
INTEL COREI3 INTEL COREI5 INTEL COREI7 Maryam Zeb Roll#52 GFCW Peshawar.
Lynnfield: Desktop Processor
April 27, 2010CS152, Spring 2010 CS 152 Computer Architecture and Engineering Lecture 23: Putting it all together: Intel Nehalem Krste Asanovic Electrical.
CSE 490/590, Spring 2011 CSE 490/590 Computer Architecture Putting it all together: Intel Nehalem Steve Ko Computer Sciences and Engineering University.
Processor history / DX/SX SX/DX Pentium 1997 Pentium MMX
Chapter Hardwired vs Microprogrammed Control Multithreading
Cosc 2150 Current CPUs Intel and AMD processors. Notes The information is current as of Dec 5, 2014, unless otherwise noted. The information for this.
Copyright © 2006, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners Intel® Core™ Duo Processor.
Time-predictability of a computer system Master project in progress By Wouter van der Put.
111 *Other names and brands may be claimed as the property of others Q Sell Up Guide Intel ® Core™ i7 (Bloomfield) vs. Lynnfield Positioning Intel.
CS 152 Computer Architecture and Engineering Lecture 23: Putting it all together: Intel Nehalem Krste Asanovic Electrical Engineering and Computer Sciences.
Multi Core Processor Submitted by: Lizolen Pradhan
Multi-core architectures. Single-core computer Single-core CPU chip.
Architectural Support for Fine-Grained Parallelism on Multi-core Architectures Sanjeev Kumar, Corporate Technology Group, Intel Corporation Christopher.
Multi-Core Architectures
1 Computer Architecture Research Overview Rajeev Balasubramonian School of Computing, University of Utah
High Performance Computing Processors Felix Noble Mirayma V. Rodriguez Agnes Velez Electric and Computer Engineer Department August 25, 2004.
History of Microprocessor MPIntroductionData BusAddress Bus
JPCM - JDC121 JPCM. Agenda JPCM - JDC122 3 Software performance is Better Performance tuning requires accurate Measurements. JPCM - JDC124 Software.
Srihari Makineni & Ravi Iyer Communications Technology Lab
Comparing Intel’s Core with AMD's K8 Microarchitecture IS 3313 December 14 th.
1 Latest Generations of Multi Core Processors
Hyper Threading Technology. Introduction Hyper-threading is a technology developed by Intel Corporation for it’s Xeon processors with a 533 MHz system.
Multi-core processors. 2 Processor development till 2004 Out-of-order Instruction scheduling Out-of-order Instruction scheduling.
Hybrid Multi-Core Architecture for Boosting Single-Threaded Performance Presented by: Peyman Nov 2007.
3/12/2013Computer Engg, IIT(BHU)1 PARALLEL COMPUTERS- 1.
I7’s Core. Intel’s Core i7 Content Overview Socket SSE 4.2 Instruction Set Cores –Intel Quickpath Interconnect –Nehalem - new micro-architecture –EP,
Hewlett-Packard PA-RISC Bit Processors: History, Features, and Architecture Presented By: Adam Gray Christie Kummers Joshua Madagan.
Background Computer System Architectures Computer System Software.
Modern general-purpose processors. Post-RISC architecture Instruction & arithmetic pipelining Superscalar architecture Data flow analysis Branch prediction.
© 2008 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice ProLiant G5 to G6 Processor Positioning.
MAHARANA PRATAP COLLEGE OF TECHNOLOGY SEMINAR ON- COMPUTER PROCESSOR SUBJECT CODE: CS-307 Branch-CSE Sem- 3 rd SUBMITTED TO SUBMITTED BY.
Embedded Systems. What is Embedded Systems?  Embedded reflects the facts that they are an integral.
Fall 2012 Parallel Computer Architecture Lecture 4: Multi-Core Processors Prof. Onur Mutlu Carnegie Mellon University 9/14/2012.
Modern Processors.  Desktop processors  Notebook processors  Server and workstation processors  Embedded and communications processors  Internet.
Intel and AMD processors
CPU Central Processing Unit
PPEP: online Performance, power, and energy prediction framework
Multiple Processor Systems
Multiprocessing.
Microarchitecture.
Visit for more Learning Resources
Welcome: Intel Multicore Research Conference
Central Processing Unit- CPU
Computer architectures M
Architecture & Organization 1
Intel Atom Architecture – Next Generation Computing
Architecture Background
A Comprehensive Study of Intel Core i3, i5 and i7 family
Unit 2 Computer Systems HND in Computing and Systems Development
CPU Central Processing Unit
The University of Texas at Austin
Lecture 2: Performance Today’s topics: Technology wrap-up
Architecture & Organization 1
Intel Xeon Nehalem Architecture
CPU Central Processing Unit
Computer Architecture
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
Chapter 1 Introduction.
Hybrid Programming with OpenMP and MPI
Die Stacking (3D) Microarchitecture -- from Intel Corporation
Chapter 4 Multiprocessors
Presentation transcript:

Intel’s Core i7 Processor The Technology Context B101 by George Mashingaidze

Intel Core i7 Design of the technology Design concepts that could benefit other technology How the product has effected the: Brand image Sales revenue Social behaviour

Design of the technology Performance Features Intel Hyper-Threading Technology Intel Turbo Boost Technology New Platform New Cache Hierarchy New Platform Architecture Power Management Overview Minimizing Idle Power Consumption Performance when it counts

Performance Features Intel Hyper-Threading Technology SMT w/o SMT Time (proc. cycles) Also known as Simultaneous Multi- Threading (SMT) Run 2 threads at the same time per core Take advantage of 4-wide execution engine Keep it fed with multiple threads Hide latency of a single thread Most power efficient performance feature Very low die area cost Can provide significant performance benefit depending on application Much more efficient than adding an entire core Intel Core microarchitecture (Nehalem) advantages Larger caches Massive memory BW Each box represents a processor execution unit

Intel Turbo Boost Technology It allows the processor cores to run faster than the base operating frequency if it’s operating below power, current, and temperature specification limits. It  kicks in when the Operating system requests the highest processor performance maximum frequency is dependent on the number of cores that will be active. The following can set the upper limits if the Intel Turbo Boost Technology on a given load: number of active cores estimated current consumption estimated power consumption processor temperature.

Design of the technology Performance Features Intel Hyper-Threading Technology Intel Turbo Boost Technology New Platform New Cache Hierarchy New Platform Architecture Power Management Overview Minimizing Idle Power Consumption Performance when it counts

New Cache Hierarchy Intel Smart Cache – 3rd Level Cache Shared across all cores Size depends on # of cores Quad-core: Up to 8MB (16-ways) Scalability: Built to vary size with varied core counts Built to easily increase L3 size in future parts Perceived latency depends on frequency ratio between core & uncore Inclusive cache policy for best performance Address residing in L1/L2 must be present in 3rd level cache Core Core Core L1 Caches L1 Caches L1 Caches … L2 Cache L2 Cache L2 Cache L3 Cache

Intel Core Microarchitecture (Nehalem-EP) Platform Architecture Integrated Memory Controller 3 DDR3 channels per socket Massive memory bandwidth Memory Bandwidth scales with # of processors Very low memory latency Intel® QuickPath Interconnect (Intel® QPI) New point-to-point interconnect Socket to socket connections Socket to chipset connections Build scalable solutions Up to 6.4 GT/sec (12.8 GB/sec) Bidirectional (=> 25.6 GB/sec) Nehalem EP Nehalem EP Tylersburg EP IOH memory CPU

Design of the technology Performance Features Intel Hyper-Threading Technology Intel Turbo Boost Technology New Platform New Cache Hierarchy New Platform Architecture Power Management Overview Minimizing Idle Power Consumption Performance when it counts

Power Management Overview Power Control Unit Vcc BCLK Core PLL Vcc Integrated proprietary microcontroller Shifts control from hardware to embedded firmware Real time sensors for temperature, current, power Flexibility enables sophisticated algorithms, tuned for current operating conditions Freq . PLL Sensors Core Vcc PCU Freq . PLL Sensors Core Vcc Freq . PLL Sensors Core Uncore , Vcc LLC Freq . PLL Sensors

Minimizing Idle Power Consumption Operating system notifies CPU when no tasks are ready for execution Execution of MWAIT instruction MWAIT arguments hint at expected idle duration Higher numbered C-states lower power, but also longer exit latency CPU idle states referred to as “C-States” C0 Cn C1 Exit Latency (us) Idle Power (W)

Intel Core i7 Design of the technology Design concepts that could benefit other technology How the product has effected the: Brand image Sales revenue Social behaviour

Design concepts that could benefit other technology Hyper Threading in Tablets new features Performance Speed

Intel Core i7 Design of the technology Design concepts that could benefit other technology How the product has effected the: Brand image Sales revenue Social behaviour

Brand image Identity of a product, service or business Advertising Marketplace Target Audience Reputation