ECE 2110: Introduction to Digital Systems

Slides:



Advertisements
Similar presentations
Techniques for Combinational Logic Optimization
Advertisements

Minimization of Circuits
Prof. Sin-Min Lee Department of Computer Science
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
ITEC 352 Lecture 4 Boolean logic / Karnaugh Maps.
1 EE 365 Combinational-Circuit Synthesis. 2 Combinational-Circuit Analysis Combinational circuits -- outputs depend only on current inputs (not on history).
Example: Given a 4-bit input combination N=N 3 N 2 N 1 N 0, this function produces a 1 output for N=1,2,3,5,7,11,13, and 0 otherwise.  According to the.
ENEE244-02xx Digital Logic Design Lecture 10. Announcements HW4 assigned, due 10/9.
EECC341 - Shaaban #1 Lec # 7 Winter Combinational Circuit Minimization Canonical sum and product logic expressions do not provide a circuit.
Simplifying Boolean Expressions Using K-Map Method
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
1 Digital Logic Design Week 5 Simplifying logic expressions.
1 EE121 John Wakerly Lecture #4 Combinational-Circuit Synthesis ABEL.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
Chapter 4 Combinational Logic Design Principles. Overview Objectives -Define combinational logic circuit -Analysis of logic circuits (to describe what.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
UM EECS 270 Spring 2011 – Taken from Dr.Karem Sakallah Logic Synthesis: From Specs to Circuits Implementation Styles –Random –Regular Optimization Criteria.
Combinational Logic Part 2: Karnaugh maps (quick).
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
PRASAD A. PAWASKAR SPN. NO DETE 2 SEMESTER lec1-11.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
1 Digital Logic Design Week 5&6 cont’d Revision for Quiz 2/Exam.
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
Minimization Karnaugh Maps
Sum-of-Products (SOP)
June 12, 2002© Howard Huang1 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
ECE DIGITAL LOGIC LECTURE 8: BOOLEAN FUNCTIONS Assistant Prof. Fareena Saqib Florida Institute of Technology Spring 2016, 02/11/2016.
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. De Morgan’s Theorem De Morgan’s Theorem.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Mu.com.lec 9. Overview Gates, latches, memories and other logic components are used to design computer systems and their subsystems Good understanding.
CHAPTER 3 Simplification of Boolean Functions
CSC205 Jeffrey N. Denenberg Lecture #5
ECE 2110: Introduction to Digital Systems
Computer Organisation
ECE 3110: Introduction to Digital Systems
Plotting functions not in canonical form
ECE/CS 352 Digital Systems Fundamentals
CS 352 Introduction to Logic Design
Karnaugh Maps.
EEL 3705 / 3705L Digital Logic Design
ECE 331 – Digital System Design
Digital Logic and Design
Karnaugh Maps (K-Maps)
Lecture 4 Sums of Product Circuits Simplification
Instructor: Alexander Stoytchev
Instructor: Alexander Stoytchev
ECE 331 – Digital System Design
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
SYEN 3330 Digital Systems Chapter 2 – Part 4 SYEN 3330 Digital Systems.
ECE 331 – Digital System Design
Chapter 3 Gate-level Minimization.
MINTERMS and MAXTERMS Week 3
Minimization of Switching Functions
Overview Part 2 – Circuit Optimization
Instructor: Alexander Stoytchev
Karnaugh maps Last time we saw applications of Boolean logic to circuit design. The basic Boolean operations are AND, OR and NOT. These operations can.
Analysis of Logic Circuits Example 1
Laws & Rules of Boolean Algebra
Karnaugh Map Method By: Asst Lec. Besma Nazar Nadhem
Chapter 2 Digital Design and Computer Architecture, 2nd Edition
Chapter 4 Combinational Logic Design Principles. Overview Objectives -Define combinational logic circuit -Analysis of logic circuits (to describe what.
Circuit Simplification and
ECE 331 – Digital System Design
Presentation transcript:

ECE 2110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps

Previous… Algebra Minimization K-Map

Karnaugh Maps Karnaugh Map : a representation of the truth table by a matrix of squares (cells) , where each square corresponds to a minterm ( or a maxterm) of the logic function. For n-variable function, we need 2^n rows truth table and 2^n squares (cells). The square number is equivalent to the row number in the truth table To represent a logic function, the truth table values are copied into their corresponding cells . The arrangements of the squares help to identify the input variable redundancy ( X.Y.Z+X.Y.Z’=X.Y )

Karnaugh-map usage Plot 1s corresponding to minterms of function. Circle largest possible rectangular sets of 1s. # of 1s in set must be power of 2 OK to cross edges Read off product terms, one per circled set. Variable is 1 ==> include variable Variable is 0 ==> include complement of variable Variable is both 0 and 1 ==> variable not included Circled sets and corresponding product terms are called “prime implicants” Minimum number of gates and gate inputs

Prime-number detector (again)

When we solved algebraically, we missed one simplification -- the circuit below has three less gate inputs.

Simplifying the Sum of Products (again) Two main steps : 1) Combining/Grouping the 1-cells. 2) Writing the product term for each group. Rules : ( for n-variable function ) 1) The group size must be a power of 2. 2) A set of 2^i cells can be combined if there are ( i ) variables that take all possible combinations within the set and the remaining ( n-i ) variables have the same value within that set. 3) The corresponding product term for each group contains (n-i) literals: - The variable is complemented if it is 0 in the combined cells - The variable is uncomplemented if it’s 1 in the combined cells - The variable is not included in the product term if it takes both values 0 and 1 within the combined cells

Example 1 The canonical sum is : F=X’.Y’.Z’+X’.Y.Z’+X.Y’.Z’+X.Y’.Z+X.Y.Z’ Combine cells (0,2,6,4) X=0,1 , Y= 0,1 , Z=0 Product Term : Z’ Combine cells ( 4,5 ) Z=0,1 , Y=0 , X=1 Product Term : XY’ F= X.Y’+Z’ 1 3 2 XY Z X 00 01 7 6 11 5 4 10 Y

Definitions : A logic function P implies a logic function F if for every input combination for which P=1, then F=1 also. ( P is an implicant of F, P implies F, p=>F, F includes P, or F covers P ) Any minterm or combination of minterms in the canonical sum expression is an implicant of the output function A prime implicant is a group of combined minterms that cant be combined with any other minterm or group of minterms (a circled set) Distinguished 1-cell: is an input combination that is covered by only one prime implicant. (a unique minterm) Essential prime implicant is a prime implicant which covers one or more distinguished 1-cells (i.e. at least one minterm isn’t contained in any other prime implicant.) A minimal sum of a logic function is a sum-of-products expression for F such that no sum-of-products expression for F has fewer product terms. In Example 1 : - X’Y’Z’ , (X’Y’Z’+XYZ’) , XY’ are implicants of F - XY’ , Z’ are prime implicants and essential prime implicants

Prime-Implicant Theorem A minimum sum is a sum of prime implicants. Complete sum: sum of all the prime implicants of a logic function. Complete sum is not always minimal. Which prime implicants should be included and which should not be included in the minimum sum?

Minimal sum Essential prime implicants (if available) must be included. Secondary essential prime implicants must be included. If a logic function with no essential prime implicants at all. Trial and error Branching method

How to get minimal sum Load the minterms and maxterms into the K-map by placing the 1’s and 0’s in the appropriate cells. Look for groups of minterms and write the corresponding product terms ( the prime implicants): a- The group size must be a power of 2. b- Find the largest groups of minterms first then find smaller groups of minterms until all groups are found and all 1-cells are covered. Determine the essential prime implicants. Select all essential prime implicants and the minimal set of the remaining prime implicants that cover the remaining 1’s. It’s possible to get more than one equally simplified expression if more than one set of the remaining prime implicants contains the same number of minterms.

Next: Simplifying Products of sums (POS) Other minimization Read Ch. 4.3.6--4.5 HW #6