Su Dong L1 DCT Upgrade Final Design Review Apr/11/03

Slides:



Advertisements
Similar presentations
B A B AR and the GRID Roger Barlow for Fergus Wilson GridPP 13 5 th July 2005, Durham.
Advertisements

Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
José C. Da Silva OFF DETECTOR WORSHOP, April 7, 2005, Lisboa SLB and DCC commissioning for 904.
L. Greiner 1HFT PXL LBNL F2F – March 14, 2012 STAR HFT The STAR-PXL sensor and electronics Progress report for F2F.
9/11/01 CDRManpower, Cost, Schedule1 Manpower, Cost and Schedule Masahiro Morii, Harvard U. Manpower Cost and Deliverables Schedule.
The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.
DCZ status & results B A B AR Trigger Workshop, December 2004 Jamie Boyd University of Bristol for the Trigger Upgrade Group.
1 SLAC BaBar Program Blair Ratcliff SLAC BaBar Program Manager June 2004.
Linda R. Coney – 24th April 2009 Online Reconstruction & a little about Online Monitoring Linda R. Coney 18 August, 2009.
L. Greiner 1IPHC meeting – September 5-6, 2011 STAR HFT Plans for the next year A short report on review results and plans for TPC – Time Projection.
ZPD Overview Stephen Bailey Harvard University ZPD Conceptual Design Review 11 September 2001.
29 January 2004Paul Dauncey - CALICE DAQ1 UK ECAL Hardware Status David Ward (for Paul Dauncey)
Eunil Won Harvard University April 11, 2003 for ZPD FDR 1 ZPD Prototype Tests and DAQ Implementation Introduction Prototype Tests - Electrical Signals.
1 ROD US ATLAS FDR, ROD Overview Atlas Wisconsin Group Khang Dao, Damon Fasching, Douglas Ferguson, Owen Hayes, Richard Jared, John Joseph, Krista Marks,
ATF2 Q-BPM System 19 Dec Fifth ATF2 Project Meeting J. May, D. McCormick, T. Smith (SLAC) S. Boogert (RH) B. Meller (Cornell) Y. Honda (KEK)
Electrical Integration WBS Eric J. Mannel Columbia University Electronics Project Engineer VTX and FVTX.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
XTRP Hardware Mike Kasten University of Illinois 2/24/00.
14 Sep 2005DAQ - Paul Dauncey1 Tech Board: DAQ/Online Status Paul Dauncey Imperial College London.
Rev. 0 CONFIDENTIAL Mod.19 02/00 Rev.2 Mobile Terminals S.p.A. Trieste Author: M.Fragiacomo, D.Protti, M.Torelli 31 Project Idea Feasibility.
Cluster Finder Report Laura Sartori (INFN Pisa) For the L2Cal Team Chicago, Fermilab, Madrid, Padova, Penn, Pisa, Purdue.
DAQ MICO Report Online Monitoring: –Status All histograms are now implemented Still not fully online –Only monitoring from data file (slightly offline,
June 29th 2005Ph. BUSSON LLR Ecole polytechnique, Palaiseau1 Plans for a new TCC for the endcaps Characteristics: reminder Preliminary list of tasks and.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
Hall D Online Meeting 28 March 2008 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Experimental Nuclear Physics Division System Engineering.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
David Lee, FVTX Review Nov Cost and Schedule WBS 1.0 David M. Lee Los Alamos National Lab Deputy Project Leader.
Forward Muon Installation and Commissioning Dmitri Denisov Fermilab Director’s review 7/12/1999 Plan Forward muon detectors Mini-drift tubes installation.
1 October 2003Paul Dauncey1 Mechanics components will be complete by end of year To assemble ECAL, they need the VFE boards VFE boards require VFE chips.
Deliverables, Cost, Manpower, Schedule & Maintenance Su Dong CSC Readout Replacement CDR Oct/8/
ZPD Project Overview B A B AR L1 DCT Upgrade FDR Masahiro Morii Harvard University Design Overview Progress and Changes since CDR Current Status Plans.
Tevatron BPM Upgrade Stephen Wolbers CD Accelerator Coordination Meeting August 3, 2004.
L2 Status and Plan Matt Worcester, Heather Ray, Monica Tecchio, Myron Campbell, Jane Nachtman, David Saltzberg, Tom Wright, Steve Kuhlmann, Karen Byrum,
Tevatron BPM Upgrade Stephen Wolbers CD Accelerator Coordination Meeting September 21, 2004.
O 2 Project Roadmap P. VANDE VYVRE 1. O2 Project: What’s Next ? 2 O2 Plenary | 11 March 2015 | P. Vande Vyvre TDR close to its final state and its submission.
11 th April 2003L1 DCT Upgrade FDR – TSF SessionMarc Kelly University Of Bristol On behalf of the TSF team Firmware and Testing on the TSF Upgrade Marc.
Level-1 Trigger Commissioning Status A.Somov Jefferson Lab Collaboration Meeting, May 10, 2010.
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
Sumary of the LKr WG R. Fantechi 31/8/2012. SLM readout restart First goal – Test the same configuration as in 2010 (rack TS) – All old power supplies.
VC98 March 07Jean-Sébastien GraulichSlide 1 DDAQ Status o DAQ Software o Front-End and Trigger o What will happen soon o Schedule Milestones Jean-Sebastien.
Overview B A B AR L1 DCT Upgrade FDR Masahiro Morii Harvard University Scope of the Project Current Status Schedule  Commissioning.
ALICE Trigger Upgrade CTP and LTU Design Review ALICE CTP and LTU Upgrade Design Review CERN 27 th January 2016 Budget, time schedule, resources David.
Summary of IAPP scientific activities into 4 years P. Giannetti INFN of Pisa.
ECAL electronics schedule JFMAMJJASONDJFMAM Prototype 2 boards Design Layout Fabrication and assembly Testing, including VFE prototype tests Production.
Chris Booth Sheffield 29th March 2006
Project definition and organization milestones & work-plan
WBS 1.03 Readout Systems Scope, Cost and Schedule
Update on CSC Endcap Muon Port Card
WP02 PRR: Master Oscillator and RF Reference Distribution
10/month is the present production rate 2 FTE + sporadic contributions
CDR Project Summary and Issues
Overview of CLAS12 Calibration
MicroMegas Mechanical Meeting --- Cern April 2014
Fernando J. Barbosa F1TDC Status Update Hall D Collaboration Meeting Indiana University – Bloomington, IN May 20-22, 2004 Fernando J.
ATLAS: Level-1 Calorimeter Trigger
UK ECAL Hardware Status
ECAL electronics schedule
CPM plans: the short, the medium and the long
Special edition: Farewell for Eunil Won
CMX Status and News - post PRR -
Click to add title Planning for LSST Verification George Angeli LSST All Hands Meeting Tucson August 15, 2016.
CMX scope and functionalities
L1 simulation review Aug 2005 Jamie Boyd
Trigger Background Experience & Predictions
TSF Upgrade Project Overview Resources Plans and Timetable
The Glt Simulation Valerie Halyo.
sPHENIX DOE-SC CD-1/3a Review WBS 1.5.3: CalElec Digitizers
FED Design and EMU-to-DAQ Test
Racks PC Rack >> 24 mini and 12 tall PC racks Mini Racks
Presentation transcript:

Su Dong L1 DCT Upgrade Final Design Review Apr/11/03 Summary Su Dong L1 DCT Upgrade Final Design Review Apr/11/03 Apr/11/2003 Su Dong L1 DCT Upgrade FDR: Summary

L1 DCT Upgrade FDR: Summary Deliverables In BaBar Assemble PCB TSF 24 28 30 ZPD 8 11 13 TSFi ZPDi 12 GLTi 1 3 4 TSFi-ZPDi LVDS cable 72 80 - Fiber splitter Apr/11/2003 Su Dong L1 DCT Upgrade FDR: Summary

L1 DCT Upgrade FDR: Summary Manpower (I) ZPD Responsibility Masahiro Morii (Harvard) Testing, commissioning Steven Bailey (Harvard) Firmware, testing, commissioning Eunil Won (Harvard) Firmware, testing, commissioning George Brandenburg (Harvard) Testing Nathan Felt* (Harvard) Firmware, production Tom Fries* (Harvard) Production Sarah Harder* (Harvard) PCB layout Student (Harvard) Testing TSF Roger Barlow (Manchester) Production Nicolo de Groot (RAL) Firmware, commissioning Scott Kolya (Manchester) Production Jamie Boyd (Bristol) Testing, commissioning, simulation David Mercer* (Manchester) Firmware Marc Kelly (Bristol) Firmware, testing * Engineers Apr/11/2003 Su Dong L1 DCT Upgrade FDR: Summary

L1 DCT Upgrade FDR: Summary Manpower (II) Interface, GLT, Online, Simulation Su Dong (SLAC) Interface testing, GLT, commissioning Valerie Halyo (SLAC) GLT, simulation, commissioning Jeff Olsen* (SLAC) Interface production Chuck Yee* (SLAC) Interface fabrication Mark Freytag* (SLAC) Infrastructure support Gerald Grenier (Iowa) Online/DAQ, teststand, simulation Xuedong Chai (Iowa) Interface testing, teststand, commissioning Eric Torrence (Oregon) Simulation, commissioning Olga Igonkina (Oregon) Simulation, commissioning Nick Sinev (Oregon) Design support, commissioning Tasks still need to find coverage: a) DCT offline (and some online help) b) TSF slow monitoring Apr/11/2003 Su Dong L1 DCT Upgrade FDR: Summary

L1 DCT Upgrade FDR: Summary Cost M&S Prototype Production M&S ED & I Parts PCB Assembly Total TSF £27K £75K £102K UK no charge ZPD $51K $99K $11K $2K $163K Harvard 1.3 FTE TSFi $2K $15K $3K $6K $26K \ ZPDi $3K $6K $2K $2K $13K | SLAC 0.7 FTE GLTi $2K $2K $2K <$1K $7K | TSFi-ZPDi <$1K $12K $13K / LVDS cable Infrastructure* $26K $5K $31K Total US $253K UK £102K * Infrastructure include: Fiber splitter, crate and backplanes, DCC etc. Apr/11/2003 Su Dong L1 DCT Upgrade FDR: Summary

`Essential List’ Before Production ZPD: None – request production start immediately TSF: (an incomplete list. Only the clearly must do tests) Complete internal connectivity firmware tests. Interface tests for DCH input, neighbor data & TSF output. Full firmware MC event flow test showing no major errors. Interface: TSFi: 1) DCH-DCT calibrations with old and new TSF comparison for ~3000 events to test DCH input path. 2) TSF neighbor data test with 105 bits/line. Apr/11/2003 Su Dong L1 DCT Upgrade FDR: Summary

Essential List’ Before Production (continued) TSFi: 3) TSF->BLT path to 105 bit/line. 4) TSF->ZPD path test to 105 bit/line. 5) Slow monitoring signal manual check. ZPDi: 1) TSF->ZPD path test to 105 bit/line. 2) ZPD->GLT path test to 105 bit/line. GLTi: 1) ZPD->GLT playback for all 8 ZPD channels. 2) Cosmic run at IR2 with no detectable errors. Apr/11/2003 Su Dong L1 DCT Upgrade FDR: Summary

L1 DCT Upgrade FDR: Summary Schedule Production milestones: ZPD: Production start Immediately after FDR. TSF: a) Late Apr/Early May: load 6 TSF prototypes. Critical for June commissioning. b) Late June: start pre-series (hopefully is production). Critical for Sep/5 Run-4 startup. TSFi: Start production end of Apr/Early May. ZPDi: Start production early May. GLTi: Start production late May. Aim for all boards delivered for Sep/5 Run-4 startup by end of August. Apr/11/2003 Su Dong L1 DCT Upgrade FDR: Summary

Key elements for June Commissioning TSF/TSFi interface tests to qualify TSFi for production and TSF prototype for 6 board loading. TSF firmware completion. Online/DAQ/Offline software necessary to run new DCT in BaBar datataking. Apr/11/2003 Su Dong L1 DCT Upgrade FDR: Summary