10GEPON FEC Framing Adhoc Technical Status Jeff Mandin 802

Slides:



Advertisements
Similar presentations
1 PIANO+ OTONES WP3 SIGNAL PROCESSING ALGORITHMS.
Advertisements

The Data Link Layer Chapter 3. Data Link Layer Design Issues Services Provided to the Network Layer Framing Error Control Flow Control.
Data and Computer Communications
1 Lecture #12: Data Link Layer. Error Control. C o n t e n t s l Services Provided by DLL l DLL data structures l Error Control Mechanisms –Error correcting.
Error Detection and Correction
10Gb/s EPON FEC - Coding gain vs power budget Contributors names Sept 2006.
Transmission Errors Error Detection and Correction
Error Detection and Correction
Error Detection and Correction
Transmission Errors1 Error Detection and Correction.
Transmission Characteristics 1. Introduction (Information Interchange codes) 2. Asynchronous and Synchronous Transmissions 3. Error detection (bit errors)
William Stallings Data and Computer Communications 7 th Edition (Selected slides used for lectures at Bina Nusantara University) Error Control.
EEC-484/584 Computer Networks Lecture 7 Wenbing Zhao (Part of the slides are based on materials supplied by Dr. Louise Moser at UCSB and.
The Data Link Layer Chapter 3. Data Link Layer Design Issues Services Provided to the Network Layer Framing Error Control Flow Control.
Transmission Modes Different ways of characterizing the transmission.
Digital Data Communications Techniques Updated: 2/9/2009.
Adapted from Tanenbaum's Slides for Computer Networking, 4e The Data Link Layer Chapter 3.
EEC-484/584 Computer Networks Lecture 7 Wenbing Zhao
1/26 Chapter 6 Digital Data Communication Techniques.
Transmission Errors Error Detection and Correction
The University of New Hampshire InterOperability Laboratory Serial ATA (SATA) Protocol Chapter 10 – Transport Layer.
10 Gb/s PON FEC-Framing Contributors names Sept 2006.
Lecture 10: Error Control Coding I Chapter 8 – Coding and Error Control From: Wireless Communications and Networks by William Stallings, Prentice Hall,
Application of Finite Geometry LDPC code on the Internet Data Transport Wu Yuchun Oct 2006 Huawei Hisi Company Ltd.
ECS 152A 4. Communications Techniques. Asynchronous and Synchronous Transmission Timing problems require a mechanism to synchronize the transmitter and.
Data and Computer Communications
ERROR CONTROL CODING Basic concepts Classes of codes: Block Codes
1 Packets, Frames, and Error Detection. 2 The Problem Cannot afford individual network connection per pair of computers Reasons –Installing wires consumes.
Data Link Layer : Services, Framing, Error Detection and Correction2.
The Data Link Layer. Functions of the Data Link Layer Provide service interface to the network layer Dealing with transmission errors Error detection.
Data and Computer Communications by William Stallings Eighth Edition Digital Data Communications Techniques Digital Data Communications Techniques Click.
Data Link and Flow Control Networks and Protocols Prepared by: TGK First Prepared on: Last Modified on: Quality checked by: Copyright 2009 Asia Pacific.
1 © Unitec New Zealand CRC calculation and Hammings code.
SEPT, 2005CSI Part I.2 Packets, Frames, Parity, Checksums, and CRCs Dr. R.L. Probert, SITE, University of Ottawa.
1 FEC framing and delineation Frank Effenberger Huawei Technologies, US Dec. 5, 2006.
1/30/ :20 PM1 Chapter 6 ─ Digital Data Communication Techniques CSE 3213 Fall 2011.
March 2002 Jie Liang, et al, Texas Instruments Slide 1 doc.: IEEE /0207r0 Submission Simplifying MAC FEC Implementation and Related Issues Jie.
Network Layer4-1 Chapter 5: The Data Link Layer Our goals: r understand principles behind data link layer services: m error detection, correction m sharing.
Data Link Layer 1. 2 Single-bit error 3 Multiple-bit error 4.
FEC framing and delineation Frank Effenberger Huawei Technologies, US Dec. 5, 2006.
Signal Encoding Techniques. Digital Data, Digital Signal  Digital signal discrete, discontinuous voltage pulses discrete, discontinuous voltage pulses.
Status and Plans for Xilinx Development
Data and Computer Communications Digital Data Communications Techniques + Error Control+ Digital Data Communications Techniques + Error Control+Multiplexing.
Powerpoint Templates Data Communication Muhammad Waseem Iqbal Lec # 15.
Coding and Error Control
Lecture 4 Error Detecting and Correcting Techniques Dr. Ghalib A. Shah
CS4470 Computer Networking Protocols
Data Link Layer.
Data link layer (LLC).
Data and Computer Communications
Framework For Upstream Synchronization and Alignment
Contributors and Support: Frank Effenberger, Huawei
Digital data communication (Error control)
Chapter 4 Digital Transmission
William Stallings Data and Computer Communications 7th Edition
DIGITAL DATA COMMUNICATION TECHNIQUES
Chapter 3 The Data Link Layer.
Transmission Errors Error Detection and Correction
Coding and Error Control
Packets, Frames, Parity, Checksums, and CRCs
Error Detection and Correction
Reliability and Channel Coding
Packets, Frames, Parity, Checksums, and CRCs
Transmission Errors Error Detection and Correction
Switching, Packets, Frames, Parity, Checksums, and CRCs
Strawmodel ac Specification Framework
Error Detection and Correction
Data Link Layer. Position of the data-link layer.
Introduction Communication Modes Transmission Modes
Presentation transcript:

10GEPON FEC Framing Adhoc Technical Status Jeff Mandin 802 10GEPON FEC Framing Adhoc Technical Status Jeff Mandin 802.3av - Orlando Mar 2007 802.3av Orlando

Agenda Summary of adhoc discussions on upstream framing and lock behaviour of OLT and ONU ONU PCS behaviour Open Issues on Upstream Downstream Motion Mar 2007 802.3av Orlando

Burst mode behaviour – OLT and ONU At the start of the burst the ONU transmits a binary 101010… pattern (“sync pattern”) to facilitate clock recovery and gain control at OLT receiver. To establish byte-level and FEC-codeword-level synchronization, the ONU transmits a 66bit Barker-like sequence (which must have high Hamming distance from all shifts of “itself concatenated with the sync pattern”). The specific bit sequence is TBD. We call this sequence the delimiter. The OLT receiver searches for the delimiter in the received datastream with a certain tolerated number of bit errors. Upon detecting the delimiter, the OLT knows the byte and codeword alignment of the incoming datastream. The datastream of FEC codewords (consisting of a series of scrambled 66b blocks containing user data followed by FEC parity also contained in 66b blocks) begins immediately following the delimiter. The FEC-encoded datastream begins with a sufficient number of leading IDLEs so as to initialize the OLT receiver’s self-synchronous scrambler. Mar 2007 802.3av Orlando

Burst phases There are six phases in the burst lifetime: Between bursts Turning the transmitting laser on Transmitting the sync pattern Transmitting the delimiter Transmitting data (with FEC parity) Turning the transmitting laser off These phases are cyclical. Mar 2007 802.3av Orlando

Burst Phases (2) Mar 2007 802.3av Orlando

Details of Burst Elements Sync pattern (0101010…) Burst Delimiter Data (ie. series of FEC codewords) Sync pattern (0101010…) CW Integer # of 66b blocks 66 bits Integer # of 66b blocks Data 0 (Scrambled) Parity 0 66b block 0 FEC codeword data size FEC codeword parity size Mar 2007 802.3av Orlando

ONU PCS behaviour Streaming FEC is applied at the lowest layer (ie. scrambled 66b blocks are input to FEC encoder) The ONU PCS continues to transmit to the PMA between bursts The ONU PCS initiates the burst initialization and transmission cycle when it determines that burst data is arriving from the MAC layer. Since lead time is necessary for laser stabilization, the PCS layer delays all the data that it receives from the MAC (cf. “data detector” in 802.3ah) ONU PCS maintains awareness of the amount of time needed for: Laser on stabilization Worst-case OLT receiver calibration (ie. how long to transmit the sync pattern after laser stabilization) ONU PCS completes the burst cycle (by turning laser off) following transmission of a complete FEC block to the PMA when no more burst data is pending. Mar 2007 802.3av Orlando

FEC location in PCS Note: Data detector placement is an open issue and so the data detector (which activates laser on/off) is not shown. Additional functional blocks may be added as state machines are refined. Mar 2007 802.3av Orlando

Open Issues System Issues: What are the events that trigger the ONU PCS to invoke laser on/laser off (and by implication the start and end of burst)? Arrival of an XGMII code containing a non-IDLE code to the top of the PCS (laser on); and all IDLEs (laser off) or Arrival (to the bottom of the PCS) of a series of 66b blocks with 2bit sync headers which imply the presence of user frame data (laser on); and absence of frame data (laser off) What alignment should the PCS perform during burst initialization? Only align the FEC codeword stream to the start of the data burst (ie. the leading IDLEs will occur in the first 66b block of the first FEC codeword) b) In addition to aligning the FEC codeword stream to the start of the burst, align the 66b block stream also (so that the FEC codeword will include precisely the requisite number of leading IDLEs) Mar 2007 802.3av Orlando

Open Issues(2) PCS Design/Specification Issues: Placement of Data Detector Depends on decision regarding trigger event Assignment of functionality to blocks within the PCS Our new functionality in a single functional block? or more than one? State diagrams Unified state diagram for burst control? or is there more than one process? Mar 2007 802.3av Orlando

Motion To accept the scheme outlined in slides 3-8 of this presentation as the baseline scheme for upstream FEC framing and synchronization Mar 2007 802.3av Orlando

Motion To accept the FEC codeword structure depicted in the illustration on slide 6 for the downstream (so that the FEC codeword structure on the upstream and downstream is identical). Mar 2007 802.3av Orlando