University of Gujrat Department of Computer Science

Slides:



Advertisements
Similar presentations
Intel 8086.
Advertisements

Register In computer architecture, a processor register is a small amount of storage available on the CPU whose contents can be accessed more quickly than.
Registers of the 8086/ /2002 JNM.
Computer Architecture and Operating Systems CS 3230 :Assembly Section Lecture 2 Department of Computer Science and Software Engineering University of Wisconsin-Platteville.
MICROPROCESSORS TWO TYPES OF MODELS ARE USED :  PROGRAMMER’S MODEL :- THIS MODEL SHOWS FEATURES, SUCH AS INTERNAL REGISTERS, ADDRESS,DATA & CONTROL BUSES.
Parul Polytechnic Institute
Introduction to 8086 Microprocessor
CEN 226: Computer Organization & Assembly Language :CSC 225 (Lec#3) By Dr. Syed Noman.
Azir ALIU 1 What is an assembly language?. Azir ALIU 2 Inside the CPU.
Princess Sumaya University
1 Hardware and Software Architecture Chapter 2 n The Intel Processor Architecture n History of PC Memory Usage (Real Mode)
© 2006 Pearson Education, Upper Saddle River, NJ All Rights Reserved.Brey: The Intel Microprocessors, 7e Chapter 2 The Microprocessor and its Architecture.
1 ICS 51 Introductory Computer Organization Fall 2006 updated: Oct. 2, 2006.
ICS312 Set 3 Pentium Registers. Intel 8086 Family of Microprocessors All of the Intel chips from the 8086 to the latest pentium, have similar architectures.
80x86 Processor Architecture
© 2006 Pearson Education, Upper Saddle River, NJ All Rights Reserved.Brey: The Intel Microprocessors, 7e Chapter 2 The Microprocessor and its Architecture.
Unit-1 PREPARED BY: PROF. HARISH I RATHOD COMPUTER ENGINEERING DEPARTMENT GUJARAT POWER ENGINEERING & RESEARCH INSTITUTE Advance Processor.
Riyadh Philanthropic Society For Science Prince Sultan College For Woman Dept. of Computer & Information Sciences CS 251 Introduction to Computer Organization.
The 8086 Microprocessor The 8086, announced in 1978, was the first 16-bit microprocessor introduced by Intel Corporation 8086 is 16-bit MPU. Externally.
An Introduction to 8086 Microprocessor.
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR1 Addressing Mode.
Types of Registers (8086 Microprocessor Based)
Microprocessor Microprocessor (cont..) It is a 16 bit μp has a 20 bit address bus can access upto 220 memory locations ( 1 MB). It can support.
Intel 8086 (8088) Microprocessor Structure
University of Sargodha, Lahore Campus Prepared by Ali Saeed.
MODULE 5 INTEL TODAY WE ARE GOING TO DISCUSS ABOUT, FEATURES OF 8086 LOGICAL PIN DIAGRAM INTERNAL ARCHITECTURE REGISTERS AND FLAGS OPERATING MODES.
1 x86 Programming Model Microprocessor Computer Architectures Lab Components of any Computer System Control – logic that controls fetching/execution of.
Week 6 Dr. Muhammad Ayaz Intro. to Assembly Language.
Computer Organization & Assembly Language University of Sargodha, Lahore Campus Prepared by Ali Saeed.
I NTEL 8086 M icroprocessor بسم الله الرحمن الرحيم 1.
Computer Science 516 Intel x86 Overview. Intel x86 Family Eight-bit 8080, 8085 – 1970s 16-bit 8086 – was internally 16 bits, externally 8 bits.
ΜComputer Structure μProcessor Memory Bus System I/O Ports.
Chapter 12 Processor Structure and Function. Central Processing Unit CPU architecture, Register organization, Instruction formats and addressing modes(Intel.
An Introduction to 8086 Microprocessor.
Part of the Assembler Language Programmers Toolbox
History – 2 Intel 8086.
UNIT Architecture M.Brindha AP/EIE
Introduction to 8086 Microprocessor
8086 Microprocessor.
Computer Organization & Assembly Language Chapter 3
COURSE OUTCOMES OF MICROPROCESSOR AND PROGRAMMING
ADDRESSING MODES.
Intel 8086 MICROPROCESSOR Architecture.
Basic Microprocessor Architecture
ADDRESSING MODES.
Intel 8088 (8086) Microprocessor Structure
1st micro 1971 calculator 2300 transistors 4-bit microprocessor
Basic of Computer Organization
Microcomputer & Interfacing Lecture 1
Defining Types of data expression Dn [name] expression Dn [name]
Symbolic Instruction and Addressing
Introduction to Assembly Language
University of Gujrat Department of Computer Science
Microprocessor & Assembly Language
Intel 8088 (8086) Microprocessor Structure
8086 Registers Module M14.2 Sections 9.2, 10.1.
CS-401 Computer Architecture & Assembly Language Programming
Morgan Kaufmann Publishers Computer Organization and Assembly Language
Symbolic Instruction and Addressing
CS 301 Fall 2002 Computer Organization
Symbolic Instruction and Addressing
CNET 315 Microprocessor & Assembly Language
Lecture 06 Programming language.
Computer Architecture CST 250
Unit-I 80386DX Architecture
Chapter 6 –Symbolic Instruction and Addressing
Process.
Intel 8086.
Memory segmentation and addressing
Part I Data Representation and 8086 Microprocessors
Presentation transcript:

University of Gujrat Department of Computer Science Course Code : CS-252 Computer Organization and Assembly Language Lecture # 4 Registers, Memory Segmentation Intel 8086 University of Gujrat

Organization of the 8086/8088 Microprocessors 8086/8088 had a simplest structure and provided the basic instruction set for the other Intel processors University of Gujrat

History Intel did release some 4-bit microprocessors but the first meaningful processor was Intel 8080 – an 8-bit processor Intel introduced its 16-bit microprocessor Intel 8086 in 1978 Intel introduced its 8088 microprocessor in 1979 which has a slower clock rate than Intel 8086 IBM chose Intel 8088 for original PC because it was less expensive to build a computer around Intel 8088 than Intel 8086 IBM PC became very popular due to its open architecture and easily available information University of Gujrat

Introduction Had a better performance than earlier processors Assigns a 20 bit address to its memory locations, so 220 bytes of memory can be accessed. Intel 8086 microprocessors has total fourteen 16 bit-registers which include General Data Registers, Address Registers and the Status Register University of Gujrat

Registers University of Gujrat

Intel 8086/8088 Registers University of Gujrat

Data Registers AX, BX, CX, DX These four 16-bit registers are available to programmers for general data manipulations. (also called General Purpose Registers) Instructions are processed faster if data is stored in registers The high and low bytes of the data registers can be accessed separately 16-bit AX AH AL 8-bit 8-bit University of Gujrat

Special Attributes of General Purpose Registers AX (Accumulator Register) Fastest for arithmetic operations. Some math instructions only use AX. BX (Base Register) This register can hold an address of a procedure or variable. BX can also perform arithmetic and data movement. CX (Counter Register) This register acts as a counter for repeating or looping instructions DX (Data Register) This register has a special role in multiply and divide operations. In multiplication it holds the high 16 bits of the product. In division it holds the remainder. Its also used in I/O operations. University of Gujrat

Segment Registers Segment registers are used as base locations for program instructions, data, and the stack. University of Gujrat

Segment Registers CS (Code Segment) DS (Data Segment) Holds the base location of all instructions in a program DS (Data Segment) Holds the default base location for variables. It is used by the CPU to calculate the variable location. SS (Stack Segment) Contains the base location of the stack. ES (Extra Segment) This is an additional base location for memory variables. University of Gujrat

Segment Registers University of Gujrat

Index Registers Index registers contain the offsets of data and instructions. University of Gujrat

Index Registers SP (Stack Pointer) BP (Base Pointer) SI (Source Index) Contains the offset from the top of the stack. The complete top of stack address is calculated using the SP and SS registers. BP (Base Pointer) Used to access data on stack. However, unlike SP, we can also use BP to access data in the other segments. SI (Source Index) Used to point to data in memory. Named because this is the index register commonly used as the source in string operations DI (Destination Index) Commonly used as the destination in string operations University of Gujrat

Data Pointers University of Gujrat

Stack Pointer University of Gujrat

Instruction Pointer Contains the offset of the next instruction. The IP and CS registers combine to form the complete address University of Gujrat

Instruction Pointer University of Gujrat

Instruction Pointer University of Gujrat

Segmented Memory Model University of Gujrat

Background In earlier processors like 8080 and 8085 the linear memory model was used to access memory 8080 and 8085 could access a total memory of 64K using the 16 lines of their address bus Now, designing for the new processor, designers wanted to remain compatible with 8080 and 8085 however 64K was too small ! There are three logical parts of our program, the code data and the stack. These three logical parts of a program should appear as three distinct units in memory. University of Gujrat

University of Gujrat

A memory location is specified by Memory Segment A memory segment is a block of 216 consecutive memory byte Each segment is identified by a segment numbers Within a segment memory location is specified by given offset (16-bit) A memory location is specified by Segment : Offset University of Gujrat

Physical Address Calculation Segment Register Memory Segment + Offset Register University of Gujrat

Physical Address Calculation 16-bit segment 16-bit offset 0 0 0 0 + 0 0 0 0 20-bit segment 20-bit offset University of Gujrat 20-bit Physical Address

Example Calculate physical address for A4FB : 4872 Formula: Physical Address = Segment x 10h + offset A 4 F B 0 h 0 4 8 7 2 h A 9 8 2 2 h + University of Gujrat

THE END University of Gujrat