INTRODUCTION: MD. SHAFIQUL ISLAM ROLL: REGI:

Slides:



Advertisements
Similar presentations
Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.
Advertisements

MICROWAVE FET Microwave FET : operates in the microwave frequencies
by Alexander Glavtchev
Alain Espinosa Thin Gate Insulators Nanoscale Silicon Technology PresentersTopics Mike DuffyDouble-gate CMOS Eric DattoliStrained Silicon.
6.1 Transistor Operation 6.2 The Junction FET
CONTENTS 1. History 2. FET Definition 3. FET operation
Metal Oxide Semiconductor Field Effect Transistors
Derek Wright Monday, March 7th, 2005
Lateral Asymmetric Channel (LAC) Transistors
EE/MAtE1671 Front-End-Of-Line Variability Considerations EE/MatE 167 David Wahlgren Parent.
Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.
Semiconductor Devices III Physics 355. Transistors in CPUs Moore’s Law (1965): the number of components in an integrated circuit will double every year;
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Derivation of transistor characteristics.
EE130/230A Discussion 11 Peng Zheng.
ECE 342 Electronic Circuits 2. MOS Transistors
MOS Capacitors MOS capacitors are the basic building blocks of CMOS transistors MOS capacitors distill the basic physics of MOS transistors MOS capacitors.
EE213 VLSI Design S Daniels Channel Current = Rate of Flow of Charge I ds = Q/τ sd Derive transit time τ sd τ sd = channel length (L) / carrier velocity.
G.K.BHARAD INSTITUTE OF ENGINEERING DIVISION :D (C.E.) Roll Number :67 SUBJECT :PHYSICS SUBJECT CODE : Presentation By: Kartavya Parmar.
Chapter 5: Field Effect Transistor
Advanced Process Integration
Introduction to FinFet
Szu-Wei Huang, C-V Lab, GIEE of NTU 1 黃 思 維 F Graduate Institute of Electronics Engineering National Taiwan University Advanced Multi-Gate Technologies.
CSCE 613: Fundamentals of VLSI Chip Design Instructor: Jason D. Bakos.
Field Effect Transistor. What is FET FET is abbreviation of Field Effect Transistor. This is a transistor in which current is controlled by voltage only.
Short Channel Effects in MOSFET
Junction Capacitances The n + regions forms a number of planar pn-junctions with the surrounding p-type substrate numbered 1-5 on the diagram. Planar junctions.
Special Issues on Nanodevices1 Special Topics in Nanodevices 3 rd Lecture: Nanowire MOSFETs Byung-Gook Park.
W E L C O M E. T R I G A T E T R A N S I S T O R.
HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.
MOSFET Current Voltage Characteristics Consider the cross-sectional view of an n-channel MOSFET operating in linear mode (picture below) We assume the.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
UTB SOI for LER/RDF EECS Min Hee Cho. Outline  Introduction  LER (Line Edge Roughness)  RDF (Random Dopant Fluctuation)  Variation  Solution – UTB.
The Fate of Silicon Technology: Silicon Transistors Maria Bucukovska Scott Crawford Everett Comfort.
Field Effect Transistor (FET)
Guided by: Prof.J.D.PRADHAN Submitted By: K.Anurag Regn no:
UNIT II : BASIC ELECTRICAL PROPERTIES
Power MOSFET Pranjal Barman.
Different Types of Transistors and Their Functions
Chapter 2 MOS Transistors.
MOSFET The MOSFET (Metal Oxide Semiconductor Field Effect Transistor) transistor is a semiconductor device which is widely used for switching and amplifying.
Alireza Shafaei, Shuang Chen, Yanzhi Wang, and Massoud Pedram
Metal Semiconductor Field Effect Transistors
VLSI design Short channel Effects in Deep Submicron CMOS
Lecture 20 OUTLINE The MOSFET (cont’d) Qualitative theory
by Alexander Glavtchev
Lecture 22 OUTLINE The MOSFET (cont’d) MOSFET scaling
Intro to Semiconductors and p-n junction devices
Device Structure & Simulation
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
VLSI Design MOSFET Scaling and CMOS Latch Up
Nanowire Gate-All-Around (GAA) FETs
MOSFET Scaling ECE G201.
Lecture 19 OUTLINE The MOSFET: Structure and operation
Digital Integrated Circuits 10: Short-Channel MOSFETs
Reading: Finish Chapter 19.2
Short channel effects Zewei Ding.
FIELD EFFECT TRANSISTOR
Lecture 19 OUTLINE The MOS Capacitor (cont’d) The MOSFET:
PRESENTATION ON TRI GATE TRANSISTOR PREPARED BY: SANDEEP ( )
EMT 182 Analog Electronics I
Semiconductor devices and physics
Lecture 20 OUTLINE The MOSFET (cont’d) Qualitative theory
Lecture 22 OUTLINE The MOSFET (cont’d) MOSFET scaling
Lecture 19 OUTLINE The MOS Capacitor (cont’d) The MOSFET:
Lecture #15 OUTLINE Diode analysis and applications continued
Effects of LER on MOSFET Electrical Behavior
Beyond Si MOSFETs Part IV.
Solid State Electronics ECE-1109
Beyond Si MOSFETs Part 1.
Hangzhou Dianzi University
Presentation transcript:

INTRODUCTION: MD. SHAFIQUL ISLAM ROLL:1116047 REGI:000002880

Topics Introduction History of FinFET. FinFET structure. Feature of FinFET. Why FinFET?????? General Layout and Mode of operation. Discussion of Fin. Effect on Fin Width and Height Recent FinFET Development Advantages and Disadvantages. Applications of FinFET Technology Conclusion

INTRODUCTION TO FINFET The term “FINFET” describes a non-planar, double gate transistor built on an SOI substrate, based on the single gate transistor design. The important characteristics of FINFET is that the conducting channel is wrapped by a thin Si “fin”, which forms the body of the device. The thickness of the fin determines the effective channel length of the device.

History of FinFET FINFET is a transistor design first developed by Chenming Hu and his colleagues at the University of California at Berkeley, which tries to overcome the worst types of SCE(Short Channel Effect). Originally, FINFET was developed for use on Silicon-On-Insulator(SOI). SOI FINFET with thick oxide on top of fin are called “Double-Gate” and those with thin oxide on top as well as on sides are called “Triple-Gate” FINFETs

FinFET Structure

FEATURES OF FINFET Lower leakage currents caused by a fully depleted channel region Reduced short-channel effects More transistors/unit area due to 3D layout Less variation effects from dopand fluctuation Lower Line Edge Roughness (LER) variation Improved performance margins Lower retention voltage in SRAMs

REASON FOR EVOLUTION OF FINFET For the double gate SOI MOSFETs, the gates control the energy barrier b/w source and drain effectively. Therefore, the Short Channel Effect(SCE) can be suppressed without increasing the channel impurity concentration. Use a finlike structure instead of the conventional flat design, possibly enabling engineers to create faster and more compact circuits and computer chips . The fins are made not of silicon, but from a material called indium-gallium-arsenide, as shown in this illustration.

GENERAL LAYOUT & MODE OF GENERAL LAYOUT & MODE OF OPERATIONTION The basic electrical layout and mode of operation of a FINFET does not differ from a traditional FET. There is one source and one drain contact as well as a gate to control the current flow. In contrast to planar MOSFET, the channel b/w source and drain is build as 3D bar on top of the Si substrate and are called fin

The gate electrode is then wrapped around the channel, so that there can be formed several gate electrodes on each side which leads to the reduction in the leakage currents and an enhanced drive current.

EFFECT ON FIN WIDTH AND HEIGHT Threshold voltage reduces with increased fin thickness. At short channel lengths, the surface potential depends not only on capacitive coupling between the gate and channel region but also on the capacitance of source / fin and drain/fin junction. As the fin thickness increases the width of the source/fin and drain /fin depletion region increases, which decreases the source / fin and drain/fin junction capacitance, as a results gate to surface potential coupling increases and hence the threshold voltage decrease with increase the fin thickness Fin thickness plays a very important role while deciding SCEs. DIBL increases with increase fin thickness. Drain electric field lowers the barrier of channel in case of thick silicon film device because of reduced source / fin and drain/fin junction capacitance. Sub-threshold swing also increase with fin thickness. The reason behind this is the gat control over channel region degrades with increased channel volume at constant drain and source proximity.

Recent FinFET Development & Fabrication Mechanism

ADVANTAGES Higher technological maturity than planar DG. Suppressed Short Channel Effect(SCE) Better in driving current More compact Low cost

DISADVANTAGES Reduced mobility for electrons Higher source and drain resistances Poor reliability

APPLICATIONS Low power design in digital circuit, such as RAM, because of its low off-state current. Power amplifier or other application in analog area which requires good linearity.

CONCLUSION To summarize, in FinFET due to dual gate structure it has better controlling over several short channel effect such as VT roll off, DIBL, subthreshold swing, gate direct tunnelling leakage and hot carrier effects compare to the planner MOSFET FinFET has higher integration density compare to the planner MOSFET. Also fabrication of the FinFET is easiest compare to the other two type of DG MOSFET. So particularly in nanometre regime the FinFET gives better performance compare to the planner MOSFET.