System Segment Descriptor

Slides:



Advertisements
Similar presentations
Memory Management Unit
Advertisements

Processor Privilege-Levels
Types of Code Segments Conforming Code Segment
1/1/ / faculty of Electrical Engineering eindhoven university of technology Memory Management and Protection Part 3:Virtual memory, mode switching,
Operating Systems.
FEATURES OF 80386: Two versions of are commonly available: 1) 80386DX
Unit 4 Chapter-1 Multitasking. The Task State Segment.
16.317: Microprocessor System Design I
4/14/2017 Discussed Earlier segmentation - the process address space is divided into logical pieces called segments. The following are the example of types.
Intel MP.
CSC 322 Operating Systems Concepts Lecture - 18: by Ahmed Mumtaz Mustehsan Special Thanks To: Tanenbaum, Modern Operating Systems 3 e, (c) 2008 Prentice-Hall,
X86 segmentation, page tables, and interrupts 3/17/08 Frans Kaashoek MIT
Memory Management (II)
Linux Operating System
Introduction to Interrupts
Microprocessor Systems Design I Instructor: Dr. Michael Geiger Fall 2012 Lecture 15: Protected mode intro.
Protected Mode. Protected Mode (1 of 2) 4 GB addressable RAM –( to FFFFFFFFh) Each program assigned a memory partition which is protected from.
UNIT 2 Memory Management Unit and Segment Description and Paging
Intel
80386DX.
Intel MP (32-bit microprocessor) Designed to overcome the limits of its predecessor while maintaining the software compatibility with the.
Microprocessor system architectures – IA32 segmentation Jakub Yaghob.
The Pentium Processor.
Multitasking Mr. Mahendra B. Salunke Asst. Prof. Dept. of Computer Engg., STES SITS, Narhe, Pune-41 STES Sinhgad Institute of Tech. & Science Dept. of.
CS 6560 Operating System Design Lecture 8: Memory Management.
System Address Registers/Memory Management Registers Four memory management registers are used to specify the locations of data structures which control.
80386DX.
1 iAPX86 Protection Electronic Computers M. 2 Protection The protection mechanism is active only after PE setting in CR0 and is used before any access.
Virtual 8086 Mode  The supports execution of one or more 8086, 8088, 80186, or programs in an protected-mode environment.  An 8086.
EFLAG Register of The The only new flag bit is the AC alignment check, used to indicate that the microprocessor has accessed a word at an odd.
Microprocessor system architectures – IA32 tasks Jakub Yaghob.
Segment Descriptor Segments are areas of memory defined by a programmer and can be a code, data or stack segment. In segments need not be all the.
80386DX.
D P L s G D X U P Segment Descriptor A T Y P E
1 Microprocessors CSE Protected Mode Memory Addressing Remember using real mode addressing we were previously able to address 1M Byte of memory.
Page Replacement Implementation Issues Text: –Tanenbaum ch. 4.7.
Lecture 5 Rootkits Hoglund/Butler (Chapters 1-3).
Microprocessor and Assembly Language Addressing Models
Information Security - 2. Task Switching Every process has an associated Task State Segment, whose starting point is stored in the Task register. A task.
Memory Management Unit and Segment Description and Paging
Information Security - 2. Descriptor Tables Descriptors are stored in three tables: – Global descriptor table (GDT) Maintains a list of most segments.
Privilege Check for Control Transfer(Code Access) Control transfers (except interrupts) are accomplished by the instructions JMP, CALL, and RET The "near"
Chapter 2 Instruction Addressing and Execution. Lesson plan Review some concepts in the first week First assembly program with EMU8086 Related concepts.
32- bit Microprocessor-Intel 80386
Protection in Virtual Mode
An Interrupt is either a Hardware generated CALL (externally derived from a hardware signal) OR A Software-generated CALL (internally derived from.
Descriptor Table & Register
Memory Management Paging (continued) Segmentation
16.317: Microprocessor System Design I
MICROPROCESSOR BASED SYSTEM DESIGN
Microprocessor and Assembly Language
Microprocessor Systems Design I
Microprocessor Systems Design I
Anton Burtsev February, 2017
Privilege Levels.
Electronic Computers M
Protection UQ: Explain the protection mechanism of X86 Intel family microprocessor(10 Marks)
x86 segmentation, page tables, and interrupts
Page Replacement Implementation Issues
Operating Modes UQ: State and explain the operating modes of X86 family of processors. Show the mode transition diagram highlighting important features.(10.
Memory Management Paging (continued) Segmentation
Microprocessor and Assembly Language Addressing Models
Page Replacement Implementation Issues
Lecture 36 Syed Mansoor Sarwar
Architectural Support for OS
Lecture 37 Syed Mansoor Sarwar
Architectural Support for OS
CS-401 Computer Architecture & Assembly Language Programming
Assembly Language for Intel-Based Computers, 5th Edition
Memory Management Paging (continued) Segmentation
Presentation transcript:

System Segment Descriptor It contain the information of about OS LDT TSS Gate Gate further sub divided into Call Gate Interrupt Gate Task Gate Trap Gate Their functions are fixed and specified by Intel.

System Segment descriptor All system descriptors are present in GDT while some system descriptors are present in LDTs. The value of S=0 in right access byte. The type field has 4 bits. So , no Accessed bit, instead the type field (3 bits) is now extended to 4 bits.

Type Field of System descriptors

LDT descriptor (s=0, Type 2)

LDT descriptor (s=0, Type 2) The LDT are located in the GDT, point to the base of LDT. LDT contains the segment descriptors that are unique to a each task. The DPL field of the descriptor is ignored as this descriptor can only be accessed with a privilege level of 0. Here type field =2 i.e. it specifies a LDT descriptor.

TSS (Task State Segment) Descriptors (S=0, Type 1, 3, 9 and B) Whenever a computer is performing more than one tasks at a time it may also switch between these tasks. The task may be a single program or a group of program. When one task switches to another task , it stores all the necessary information required to restart the task where it was left. This information is called as the “ state of the task” For storing the state of the task the 80386 processor uses a special segment called the “Task State Segment (TSS)”

TSS (Task State Segment) Descriptors (s=0, Type 1, 3, 9 and B) The task segment is addressed with the help of TSS descriptor. It contains information about the location, size and privilege level of a TSS. A TSS descriptor appears only in GDT and not in IDT or LDT. The TSS consists the linkage field for the nest task that permits the nesting of the tasks.

TSS (Task State Segment) Descriptors (s=0, Type 1, 3, 9 and B) B bit indicates whether task is busy or not. B=0 : Task is not busy B=1 : Task is busy

Gate descriptors (S=0,Type 4,5,6,7,C,E,F) Protection Check. Control the access to the entry points within the target CS. All fields are same as specified earlier except the word count, selector and offset. The word count field specifies the number of parameters that are to be copied from caller’s stack to the called procedure’s stack.

Gate Descriptors Call gates used to modified privilege levels. Transfer the program control to a more PL. Interrupt/Trap gates are used in interrupt and exception handling.(Specify ISR) Task gates are used in multitasking system