EMC Electronics and Trigger Review and Trigger Plan

Slides:



Advertisements
Similar presentations
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
Advertisements

CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
The Angra Neutrino Detector Detector, VETO and electronics conceptual design Laudo Barbosa (May 18th, 2006) Centro Brasileiro de Pesquisas Físicas (CBPF)
TileCal Electronics A Status Report J. Pilcher 17-Sept-1998.
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
MR (7/7/05) T2K electronics Beam structure ~ 8 (9?) bunches / spill bunch width ~ 60 nsec bunch separation ~ 600 nsec spill duration ~ 5  sec Time between.
1 ALICE T0 detector W.H.Trzaska (on behalf of T0 Group) LHCC Comprehensive Review, March 2003.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
ASIC Activities for the PANDA GSI Peter Wieczorek.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
Digitization in EMC simulation Dmytro Melnychuk, Soltan Institute for Nuclear Studies, Warsaw, Poland.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
R3B - meeting April GSI Readout concepts for the CALIFA detector options dynamic range preamplifier solution digital solution digital readout chain.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
Update on works with SiPMs at Pisa Matteo Morrocchi.
P. Branchini (INFN Roma 3) Involved Group: INFN-Roma1 V. Bocci, INFN-Roma3 INFN-Na.
SUPERB TRIGGER …. A. BUDANO – INFN ROMA 3 ON BEHALF OF ROMA1, ROMA3, LNF, NA 2 nd SuperB Collaboration INFN-LNF December 2011.
The SuperB EMC Front End electronics Prototypes Valerio Bocci 2009 INFN sezione di Roma Valerio Bocci A. Papi, C. Cecchi, P. Lubrano (INFN Perugia) M.
1 Projectile Spectator Detector: Status and Plans A.Ivashkin (INR, Moscow) PSD performance in Be run. Problems and drawbacks. Future steps.
Update on Electronics shaper noise Valerio Bocci INFN Roma INFN Perugia: Andrea Papi INFN Roma: Valerio Bocci,Luigi Recchia,Marco Vignati INFN Roma3: Paolo.
CALIFA - USC R&D activities: Designing and prototyping CALIFA a next generation calorimeter for R3B/FAIR Huelva July 07.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
DAQ and Trigger for HPS run Sergey Boyarinov JLAB July 11, Requirements and available test results 2. DAQ status 3. Trigger system status and upgrades.
Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.
Work on Muon System TDR - in progress Word -> Latex ?
The SuperB EMC Front End electronics Prototypes
DAQ ACQUISITION FOR THE dE/dX DETECTOR
EMC front-end Electronics
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
14-BIT Custom ADC Board Rev. B
Calorimeter Mu2e Development electronics Front-end Review
ECAL Front-end development
CTA-LST meeting February 2015
Claudia Cecchi University of Perugia and INFN
The KLOE calorimeter front end electronics
Analog FE circuitry simulation
Alternative FEE electronics for FIT.
Iwaki System Readout Board User’s Guide
PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)
DCH FEE 28 chs DCH prototype FEE &
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
superB Detector Workshop I University of Perugia and INFN
PADME L0 Trigger Processor
EMC front-end Electronics
DC trigger test Trigger electronics Experience with cosmic
EMC Barrel Electronics Status
Front-end electronic system for large area photomultipliers readout
LHCb calorimeter main features
Example of DAQ Trigger issues for the SoLID experiment
BESIII EMC electronics
Commissioning of the ALICE-PHOS trigger
The digital read-out for the CSC system of the TOTEM experiment at LHC
HaRDROC status: (Hadronic RPC Detector Read Out Chip for DHCAL)
High Rate Photon Irradiation Test with an 8-Plane TRT Sector Prototype
RPC Front End Electronics
HallD Collaboration Meeting Jefferson Lab December 11-13, 2003
PID meeting Mechanical implementation Electronics architecture
Presented by T. Suomijärvi
PHENIX forward trigger review
Electronics, Trigger and DAQ for SuperB: summary of the workshop.
Beam Beam electronics Block diagram disc gated disc gate disc gated
U. Marconi, D. Breton, S. Luitz
The Effect of Filtering
Presentation transcript:

EMC Electronics and Trigger Review and Trigger Plan Valerio Bocci INFN Roma EMC Electronics: INFN Roma,INFN Perugia Trigger: INFN Roma,INFN Perugia,INFN Roma 3,INFN Naples,INFN LNF

SuperB EMC EMC Barrel : EMC Forward = 5760 CsI(Tl) Crystals 4400 Lyso Crystals (176 modules) 2 2

25 crystals tower readout electronics Crystals Mechanics X 5 4X X 5 X 5 Ranges Lvds 5 Shaper Range Board VFE Board Differential ADC Board 5 5 ranges analog Coded PIN Or APD ADC CLK I2c VME 25 channel (full module readout) All boards produced LNF General Meeting September 28, 2010 Valerio Bocci

Very Front End Board HV CSP EMC VFE Board 5 CSP Channels Buffer Diff or SE DRV EMC VFE Board 5 CSP Channels Enable to mount: Cremat, Hamamatsu, Home Made CSP HV distribution CSP Buffer Diff or SE DRV CSP Buffer Diff or SE DRV CSP Buffer Diff or SE DRV CSP Buffer Diff or SE DRV LNF General Meeting September 28, 2010 Valerio Bocci

EMC Ranges shaper board X5 Channels Analog Rcv from FE x.5 CR200 Analog Diff Output Signal out 1bit range LVDS x32 CR200 ADC CLK Switch Logic Switch_Ctrl Cmp_stretch DAC Thr Setting ProAsic3 FPGA Range info Analog Coded Fast Comparator I2c LNF General Meeting September 28, 2010 Valerio Bocci

Energy Resolution new ADB MeV % Low Range % High Range % Range selected/ 1 6.87 219.73 10 0.69 21.97 100 0.07 2.20 200 0.03 1.10 300 OVF 0.73 1000 0.22 9000 0.02 Low Range High Range Elba SuperB General Meeting 30 May- 5 Jume Valerio Bocci 6

Old ADB Energy resolution LNF XI General Meeting December 1, 2009 Valerio Bocci 7

As we know the noise spectrum depends from the shaping time we do not find any noise source with an heavy contribution. Power Spectrum 500 ns Shaper Power Spectrum 250 ns Shaper Power Spectrum 100 ns Shaper More noise XV SuperB General Meeting – Caltech 14-17 December 2010 Valerio Bocci 8

We integrate the noise spectrum and we have evaluated the noise level in Veff 100ns -> 745 uVeff(0.5-10.5 MHz) 200 ns -> 565 uVeff (0.5-3.5 MHz) 500 ns -> 418 uVeff (0.1-2.1 MHz ) XV SuperB General Meeting – Caltech 14-17 December 2010 Valerio Bocci

Electronics Plan The electronics of the Forward follows the discussions of the detector and try to support the test beams. It is not fixed and strongly depends of the detector type. After the SuperB approval we have to follow better the electronics of the Barrel where we have more fixed points. We startup a collaboration with Roma3,Naples,LNF Perugia, for Central trigger design.

What we are doing for BTF 2 nd LNF Test We want to study better the response of Crystals The electronics worked well during the CERN test beams and we understood the noise source (shaper) We don’t want to touch to much the electronics to have more or less the same system to factorize problems. We only adjust the amplification chain to lower energy scale of the BTF (100 Mev to 500 Mev) Valerio Bocci 2011

Range Arrangements for BTF2

2 nd BTF beam test 380 V High Gain 1MeV~12.6 mV OR Low Gain 193MeV = 1469 ADC 1MeV~3.77mV 308 V CSP CR110 4.3 V No Shaper attenuation Stage 1 Shaper preamp Stage 2*0.819 10x Shaper + driver Crystal ADC NC VFE VME RANGE Connect 1 CMS APD We read one APD for channel We use two scale High Gain Low Gain changing the APD voltage Gain 0.6 mv/MeV (High Gain) 0.18 mv/Mev(Low Gain) Valerio Bocci 2011

EMC Forward Trigger Primitives SuperB EMC Forward = 4400 Lyso Crystals 176 Sums unit Sum of the energy deposition of the 25 crystals of each Forward module. Elba SuperB General Meeting 30 May- 5 June Valerio Bocci

EMC Barrel Trigger Primitives EMC Barrel :5760 CsI(Tl) Crystals 480 Sums unit Sum of the energy deposition of 12 crystals of the barrel module any sample time Elba SuperB General Meeting 30 May- 5 June Valerio Bocci 15 15

S EMC Fast Trigger Path and Slow Energy Path Energy Slow Path Double Range shaper Range (0,1) CSP X Ncryst Trigger Fast Path Analog S Pulse Encoder n LVDS Trigger Tower module Valerio Bocci 2011

S EMC Forward tentative of Implementation Double Range shaper X5 Range CSP X5 X5 S 5 input VME Range Shaper 5 x 5 =25 crystal tower VFE New Circuit Analog Sum over 5 input. Analog S Pulse Encoder 5 input LVDS Trigger Tower module X 176 lvds Links Valerio Bocci 2011

EMC Trigger Processor 44x4=176 tower TP0_EMC Width DAQ LVDS TP0_EMC Addr Time Energy Addr Time Energy Addr Time Energy Addr Addr Time Energy Addr Time Energy Addr Time Energy Ntower LVDS cables (176 Lvds cables Forward EMC) Active Towers Width DAQ Trigger processor level0 Cluser Information extracted Addr of each tower Extract Energy for each tower (width measurement) Extract T for each Tower T Valerio Bocci 2011

Trigger timing in the BaBarBarrel CsI (Tl doped) P. D. Dauncey et Al., “Design and performance of the level 1 calorimeter trigger for the BABAR detector” (2001) 3 thresholds applied to the signal of the tower. The plot shows the difference between the EMC trigger time and the DC trigger time. A FIR Filter with 8 parameters was applied to the signal. Its zero crossing occurred at roughly a fixed time distance from the start of the signal, it was used to gate the threshold information. Due to this mechanism the time resolution was about 100 ns. 19

Trigger Crate CTP Central Trigger Processor TP0_FEMC TP0_EMC0 TP0_EMC1 TP0_EMC2 CTP TP0_DC0 TP0_DC0 Central Trigger Processor The central trigger processor get the informations from the TP0 units and create the trigger. The edge of DC chamber has the same addr structure of the EMC. Valerio Bocci 2011

There is some space in the old Dirc 21

Plan For BTF FEMC test in May we need all the pieces for system integration asap. We need a Babar Barrel CsI(Tl) to understand how to readout the Barrel We setup a trigger group to define trigger strategy