Track Trigger Meeting 1/17/2013

Slides:



Advertisements
Similar presentations
Progress with the 3T Demonstrator Proposal A.Marchioro CERN April 2010.
Advertisements

Track Trigger Designs for Phase II Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen, S.X. Wu, (Boston.
L. Greiner 1HFT PXL LBNL F2F – March 14, 2012 STAR HFT The STAR-PXL sensor and electronics Progress report for F2F.
PCB design and fabrication Lin Zhong ELEC424, Fall 2010.
Status and outlook of the Medipix3 TSV project
3D chip and sensor Status of the VICTOR chip and associated sensor Bonding and interconnect of chip and sensor Input on sensor design and interconnection.
A multi-chip board for X-ray imaging in build-up technology Alessandro Fornaini, NIKHEF, Amsterdam 4 th International Workshop on Radiation Imaging Detectors.
NA62 Gigatracker Working Group Meeting 2 February 2010 Massimiliano Fiorini CERN.
Ronald Lipton, ACES March 4, Application of Vertically Integrated Electronics and Sensors (3D) to Track Triggers Contents Overview of 3D Fermilab.
1 Digital Active Pixel Array (DAPA) for Vertex and Tracking Silicon Systems PROJECT G.Bashindzhagyan 1, N.Korotkova 1, R.Roeder 2, Chr.Schmidt 3, N.Sinev.
CMS Phase 2 Tracker R&D R. Lipton 3/27/2014 Module R&D Allocation: Requested ~ $320k, received ~160k – Eliminate VICTR testing (continue with FNAL funds.
Phase 2 Tracker R&D Background: Initial work was in the context of the long barrel on local tracklet- based designs. designs of support structures and.
Development of an ASIC for reading out CCDS at the vertex detector of the International Linear Collider Presenter: Peter Murray ASIC Design Group Science.
Module Development Plan I believe that we are ready to proceed to a program to demonstrate a PS module based on “2.5 D” interconnections. This is based.
Design and development of micro-strip stacked module prototypes for tracking at S-LHC Motivations Tracking detectors at future hadron colliders will operate.
DESIGN CONSIDERATIONS FOR CLICPIX2 AND STATUS REPORT ON THE TSV PROJECT Pierpaolo Valerio 1.
ATLAS PIXEL SYSTEM OVERVIEW M. Gilchriese Lawrence Berkeley National Laboratory March 11, 1999.
24 March 2014 The ups and downs of the MaPSA project March
Phase 2 Tracker R&D Background: Initial work was in the context of the long barrel on local tracklet- based designs. designs of support structures and.
CMS Pixel-Strip Project ACES Fourth Common ATLAS CMS Electronics Workshop for LHC upgrades Wednesday, 19 March 2014 Kostas Kloukinas PH-ESE, CERN.
The BTeV Pixel Detector David Christian Fermilab June 17, 2010.
AMS HVCMOS status Raimon Casanova Mohr 14/05/2015.
Transfering Trigger Data to USA15 V. Polychonakos, BNL.
Stave Hybrid/Module Status. Modules Stave Module Building 2 Mechanical Chip Gluings Mechanical Wirebonding Electrical Chip Gluings Electrical Wirebondings.
A Vertically Integrated Module Design for Track Triggers at Super-LHC The environment expected at future LHC upgrades pose unprecedented challenges for.
BTeV Hybrid Pixels David Christian Fermilab July 10, 2006.
Hybrid circuits and substrate technologies for the CMS tracker upgrade G. Blanchot 04/MAY/2012G. Blanchot - WIT
Phase 2 Tracker Meeting 6/19/2014 Ron Lipton
Electronics Preparatory Group 6 June Events which happened  Meeting of all the conveners of working groups 
PS Module Ron Lipton, Feb A bit of History During much of the conceptual design phase of the outer tracker we had focused on the “long barrel”
VELO upgrade news 19 January VELO Upgrade Survey  Not yet filled in, but last answers arriving in the next 24 hours....!  Hope to soon appoint.
Organization, Proposal and Funding We hope to finish the revised proposal this week Need some cleanup I added a section on simulation needs – should be.
Status report Pillar-1: Technology. The “Helmholtz-Cube” Vertically Integrated Detector Technology Replace standard sensor with: 3D and edgeless sensors,
Upgrade with Silicon Vertex Tracker Rachid Nouicer Brookhaven National Laboratory (BNL) For the PHENIX Collaboration Stripixel VTX Review October 1, 2008.
The medipix3 TSV project
R&D on substrates for CMS tracker hybrids G. Blanchot 07/NOV/2011G. Blanchot - R&D on substrates for CMS tracker hybrids1.
6 th Belle PAC, KEK, February 26 and PXD - EVO, 5/March/2012 Ladislav Andricek, MPI für Physik, HLL 1
On-Module Interconnection and CNM Projects DEPFET Meeting, Bonn, February Ladislav Andricek, MPI für Physik, HLL  update on thinning  samples.
Off-Detector Processing for Phase II Track Trigger Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen,
HV2FEI4 and 3D A.Rozanov CPPM 9 December 2011 A.Rozanov.
VICTR Vertically Integrated CMS TRacker Concept Demonstration ASIC
CMS Phase 2 Tracker R&D R. Lipton 2/27/2014
Sensors Pixel dimension 300 x 300 μm2 Standard p-in-n sensors
Dear Colleagues, In agreement with the CMS Upgrade Managers, the Tracker will hold a review of R&D activities related to outer tracker modules on.
The STS-module-assembly:
Work on Muon System TDR - in progress Word -> Latex ?
Available detectors in Liverpool
VIPRAM: Associative Memory in 3D
Test Stand Status and Plans
Hybrid Pixel R&D and Interconnect Technologies
TPAC1.0 Jamie Crooks.
Highlights of Atlas Upgrade Week, March 2011
Status Caltech meeting – discussions of assembly centers, US responsibilities We will try to organize a PS module assembly workshop at Brown April 30 –
PXD Summary Tests PXD9 Pilot Production ASICs Components Plans:
ECEN 248 Lab 9: Design of a Traffic Light Controller
Strawman module design
detector development readout electronics interconnects bump bonding
Adapting the via last Design
TK Upgrade report.
SuperB SVT Definition of sensor design and z-side connection scheme
FEE Electronics progress
Hall A Compton Electron detector overview
MaPSA-Light Chip Test setup firmware Brown: M. Narain and others
Phase shifter design for Macro Pixel ASIC
Mentor: Chris Kenney 12 August 2010
Flex Status A.Nomerotski, 4 May 2010.
SVT detector electronics
Perugia SuperB Workshop June 16-19, 2009
3D electronic activities at IN2P3
INFIERI FermiLab Meeting
Presentation transcript:

Track Trigger Meeting 1/17/2013 Status: SOWs for universities are still in process – let me know of urgent needs. Last news on “back up” lot of 18 wafers was mid December 4 pairs were being bonded at EVG in Austria. An additional 4 pairs will be bonded at Ziptronix Tezzaron has bought the Austin SVTC fab – renamed Novati this gives them on-shore fabrication facilities. The turn-around should be much much better (it can’t be worse)

Active Edge Delayed the meeting at Ziptronix until top wafers are available from Cornell. CNF is having trouble fabricating the tungsten damascene wafers Could use copper but there are issues with using copper in ion etch machines Walter has done an initial set of measurements Wafer is now at Brown for further tests Discussions today at SLAC with Chris Kenney on processing

MPA: overall block diagram to SSA MPixel Event Store FE from MPixel column Event Formatter Strip Event Store CLK Generation & Cntrl @ L1 Clocks MPA Architecture - M.A. Position decoder Config Regs Windowed pT coincidence Strip Intf to GBT Link Wide cluster elimination Trigger Logic @ each BX

Collaboration on ROIC We have received a writeup of the current version of the CERN design from Sandro Maccioro and have forwarded some questions. We hope to have a phone meeting to go over these issues next week. In the interim we will proceed with the micropipeline layout. We also have to decide whether we want to work on a via-last test with CERN wafers or use our own design which could approximate the interconnections in a module.

Bump bonding The initial attempt to bump bond sensors to the VICTR failed (the assembly fell apart in shipment). Two other VICTR chips are in Davis, one with solder ball and the other with gold studs. The gold studded assembly does not have clearance for the wirebonds. A thicker (1mm) PC board interposer arrived on Wednesday which should allow the bonding (next week?).

Via Last Have quotation from allvia for processing CERN wafers. Need to obtain an NDA from Novati for their process Sandro: “For the wafers for AllVia we can provide you most likely with 2+2 wafers rather soon. With this I mean two wafers without IBM C4 bumps to be used as wafers to drill TSVs by AllVia and 2 wafers with IBM C4 bumps imitating a detector on top of the other chip. In fact, initially to test their TSVs you can work with a single type of chip. ”

a

Non-Interposer Module Drawings