Muon Recording Studies and Progress for the MICE Tracker

Slides:



Advertisements
Similar presentations
Technische Universität München A digital calorimetric trigger for the COMPASS experiment at CERN Markus Krämer J. Friedrich, S. Huber, B. Ketzer, I. Konorov,
Advertisements

6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
Muons going through MICE should –Have ISIS proton timing structure –Generate TOF signals –Satisfy ISIS and TOF trigger requirements MICE tracker DAQ will.
January 11, Data Format for MICE Trackers Tracker Data Readout Basics Preliminary Tracker Data Format and Suitability for VME Data Transfers. Questions.
1 m 3 Prototype Digital Hadron Calorimeter Collaborators Argonne National Laboratory Boston University University of Chicago Fermilab University of Texas.
MICE Fiber Tracker Electronics AFEII for MICE (Front end readout board) Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs.
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
The Angra Neutrino Detector Detector, VETO and electronics conceptual design Laudo Barbosa (May 18th, 2006) Centro Brasileiro de Pesquisas Físicas (CBPF)
Tracker DAQ Makoto Yoshida (Osaka Univ.) MICE Frascati 2005/6/27.
MICE Tracker Readout Overview channel AFE II-t boards - 8 Visible Light Photon Counter (VLPC) cassettes - 4 cryostats.
1 VLPC system and Cosmic Ray test results M. Ellis Daresbury Tracker Meeting 30 th August 2005.
Cryo and AFE IIt Update MICE Collaboration Meeting October 22, 2005 RAL A. Bross.
MICE Tracker Front End Progress Tracker Data Readout Basics Progress in Increasing Fraction of Muons Tracker Can Record Determination of Recordable Muons.
1 MICE Tracker Readout Update, Preparation for Cosmic Ray Tests Introduction/Overview AFE-IIt firmware development VLSB firmware development Hardware progress.
Feb 2006Jean-Sébastien Graulich PID Front End Electronics, Outlook after DAQ Workshop 02 Jean-Sebastien Graulich, Univ. Genève o Introduction o Tracker.
DAQ WS02 Feb 2006Jean-Sébastien GraulichSlide 1 Does IPM System Matches MICE needs ? Personal Understanding and Remarks o General Considerations o Front.
M. Ellis - 11th February 2004 Sci Fi Cosmic Light Yield 2 views 3 views.
Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting July 18, 2007.
MICE Workshop Sept 2004 AFEII for MICE Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs between them. AFE has 8 identical.
J. Estrada - Fermilab1 AFEII in the test cryostat at DAB J. Estrada, C. Garcia, B. Hoeneisen, P. Rubinov First VLPC spectrum with the TriP chip Z measurement.
MICE Tracker Readout Increased Data Readout Rate VLSB Development 16 AFE II t boards 8 Visible Light Photon Counter (VLPC) cassettes 4 cryostats.
1 MICE/AFE II t Update IIT Analog Front End (AFE) Test Stand AFE Conceptual Design Report (CDR) Terry Hart, Illinois Institute of Technology, February.
MICE Tracker Readout and Data Acquisition; Solenoid Magnetic Field Measurement Terry Hart for the MICE Collaboration, Illinois Institute of Technology,
Timing Jitter and Cross Talk in the SRS + Xray scan of FIT zigzag board Michael Phipps, Bob Azmoun, and Craig Woody 1.
January 22, 1999SciFi L1 Trigger Review 1 Analog Hardware Front-end Board (CTT_FE) –Transmit (and split) the VLPC signal to the Multi-chip Modules –Discriminate.
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
Mircea Bogdan, NSS2007 Oct. 27-Nov.3, 2007 – Honolulu, Hawaii1 Custom 14-Bit, 125MHz ADC/Data Processing Module for the KL Experiment at J-Parc M. Bogdan,
1 MICE Tracker Readout Update, Preparation for Cosmic Ray Tests Cosmic Ray Tests at RAL AFE-IIt Firmware Development VLSB Firmware Development Summary.
Dec.11, 2008 ECL parallel session, Super B1 Results of the run with the new electronics A.Kuzmin, Yu.Usov, V.Shebalin, B.Shwartz 1.New electronics configuration.
Tracker Timing and ISIS RF Edward Overton 1. At CM32… 2 Had done some preliminary checks on the ISIS RF. Was beginning to think about how to handle the.
January 31, MICE DAQ MICE and ISIS Introduction MICE Detector Front End Electronics Software and MICE DAQ Architecture MICE Triggers Status and Schedule.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
1 MICE Tracker Readout Update AFE IIt firmware development VLSB firmware development Hardware progress Summary Terry Hart, MICE Tracker Meeting, August.
Jefferson Laboratory Hall A SuperBigBite Spectrometer Data Acquisition System Alexandre Camsonne APS DNP 2013 October 24 th 2013 Hall A Jefferson Laboratory.
Tracker Summary Alan Bross MICE CM17 CERN February 25, 2007.
SPIROC update Felix Sefkow Most slides from Ludovic Raux HCAL main meeting April 18, 2007.
AFE Meeting June 5, 2001 SIFT UPGRADE Marvin Johnson.
LHCb VELO Upgrade Strip Chip Option: Data Processing Algorithms Giulio Forcolin, Abdul Afandi, Chris Parkes, Tomasz Szumlak* * AGH-Krakow Part I: LCMS.
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
Readout Architecture for MuCh Introduction of MuCh Layout of Much ( proposed several schemes) Read ASIC’s Key features Basic Readout chain ROC Block Diagram.
1 MICE Tracker Readout Update Introduction/Overview TriP-t hardware tests AFE IIt firmware development VLSB firmware development Hardware progress Summary.
January 17, MICE Tracker Firmware Dead Time and Muon Detection Studies for the MICE Tracker Tracker Data Readout Basics Progress in Increasing Fraction.
Tracker Readout Progress Terry Hart, MICE Tracker Meeting, July 29, 2008 Cosmic Ray Readout with 1 st Tracker at RAL 2 nd Tracker Preparation at FNAL Firmware.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
FPGA based signal processing for the LHCb Vertex detector and Silicon Tracker Guido Haefeli EPFL, Lausanne Vertex 2005 November 7-11, 2005 Chuzenji Lake,
PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park.
Trigger & Tracking detector for CMS
DAQ and Trigger for HPS run Sergey Boyarinov JLAB July 11, Requirements and available test results 2. DAQ status 3. Trigger system status and upgrades.
Tracker readout, DAQ, C&M and calibration
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
14-BIT Custom ADC Board Rev. B
Tracker TriP-t Test Stand
ECAL Front-end development
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
PID meeting SCATS Status on front end design
Christophe Beigbeder PID meeting
AFE II Status First board under test!!.
AFE IIt/VLSB Update Firmware Progress Hardware Progress AFE IIt VLSB
TDC at OMEGA I will talk about SPACIROC asic
Vertex 2005 November 7-11, 2005 Chuzenji Lake, Nikko, Japan
14-BIT Custom ADC Board JParc-K Collaboration Meeting
VELO readout On detector electronics Off detector electronics to DAQ
Testing the PPrASIC Karsten Penno KIP, University of Heidelberg
Example of DAQ Trigger issues for the SoLID experiment
BESIII EMC electronics
Commissioning of the ALICE-PHOS trigger
High Rate Photon Irradiation Test with an 8-Plane TRT Sector Prototype
The CMS Tracking Readout and Front End Driver Testing
PID meeting Mechanical implementation Electronics architecture
The LHCb Front-end Electronics System Status and Future Development
Presentation transcript:

Muon Recording Studies and Progress for the MICE Tracker Tracker Data Readout Basics Progress in Increasing Fraction of Muons Tracker Can Record Determination of Recordable Muons as Functions of Digitization Time and Buffer Level Plans and Outlook

Tracker Data Readout Basics 16 Analog Front End II t (AFE-IIt) boards (‘t’ stands for time) Input: Analog charge signals from 512 channels Output: - Digital hit pattern of 512 channels - 512 charge amplitudes - 512 time amplitudes Each board contains sixteen 32-channel Trigger and Pipeline (TriP-t) chips. Data from all 16 chips processed in parallel Within each chip, 32 channels processed in series DFPGA X 4 … AFPGA AFPGA X 4 … X 4 … ADC ADC ADC ADC TriP-t TriP-t TriP-t TriP-t X 4 … Data from VLPCs 1/4 of AFE-IIt board

Muon Recording Increase number of recorded muons by With D0 configuration and 600 kHz muon rate, AFE-IIt boards can record about 136 kHz Increase number of recorded muons by Decreasing digitization time Zero suppression Have TriP-t pipeline collect data during digitization Remove unnecessary setup cycles Implementing TriP-t analog buffer Digitization time ≠ dead time.

Muon Recording Digitization of analog charge and time data limits the fraction of muons the tracker will record. Primary efforts in tracker firmware development have been to reduce time to digitize 32 channels of each TriP-t chip through zero suppression. Have performed a detailed study of how many muons the tracker can record.

Reducing Digitization Time Assumed muon rate is 600 kHz for average time between muons of 1667 ns. Clock period taken as 18 ns Assume 2 out of 32 channels of TriP-t have charge data above threshold ~ 5724 ns: D0 implementation ~ 5670 ns: Adjust for shorter ISIS bucket period 4536 ns: TriP-t pipeline collect data during digitization 2376 ns: Zero-suppress 30 of 32 TriP-t channels 1836 ns: Reduce zero-suppression time from 2 to 1 cycle. 1566 ns: Remove cycles from set-up processes. We are now starting to reduce the dead time so that it’s comparable to the average time between muons.

Implementing Buffer x x x x TriP-t chips have 4-level analog buffers which have not been implemented nor tested. Using one level of buffer greatly increases fraction of muons recorded. Example: x x x 1 2 3 4 5 6 7 4 of 7 muons recorded No Buffer 1 3 4 7 x 1 2 3 4 5 6 7 6 of 7 muons recorded 1-level Buffer 1 2 3 4 5 7

600 kHz Muon Rate 4-level Buffering 3-level Buffering No Buffering (Digitization Time)-1 = 600 kHz 1000 2000 3000 4000 0.2 0.4 0.6 0.8 1.0 Fraction of Recorded Muons Digitization Time (ns)

Where we were. 600 kHz Muon Rate (Digitization time ~ 5600 ns) 4-level Buffering 3-level Buffering 2-level Buffering 600 kHz Muon Rate 1-level Buffering No Buffering (Digitization Time)-1 = 600 kHz 1000 2000 3000 4000 0.2 0.4 0.6 0.8 1.0 Fraction of Recorded Muons Where we were. (Digitization time ~ 5600 ns) Digitization Time (ns)

Where we are. 600 kHz Muon Rate 4-level Buffering 3-level Buffering No Buffering (Digitization Time)-1 = 600 kHz 1000 2000 3000 4000 0.2 0.4 0.6 0.8 1.0 Where we are. Fraction of Recorded Muons Digitization Time (ns)

Where we’d like to be. 600 kHz Muon Rate 4-level Buffering No Buffering (Digitization Time)-1 = 600 kHz 1000 2000 3000 4000 0.2 0.4 0.6 0.8 1.0 Where we’d like to be. Fraction of Recorded Muons Digitization Time (ns)

Plans and Outlook Test digitization, buffering, and firmware with TriP-t chips and AFE-IIt boards. More about this in next talk…