TPAC1.1 progress Jamie C 4th June 2008.

Slides:

Advertisements

Similar presentations

An Optimized Cost/Performance PDS Design Using OptimizePI

Advertisements

Monolithic Active Pixel Sensor for aTera-Pixel ECAL at the ILC J.P. Crooks Y. Mikami, O. Miller, V. Rajovic, N.K. Watson, J.A. Wilson University of Birmingham.

J.A. Ballin, P.D. Dauncey, A.-M. Magnan, M. Noy

COEN 180 SRAM. High-speed Low capacity Expensive Large chip area. Continuous power use to maintain storage Technology used for making MM caches.

CHAPTER 3: SPECIAL PURPOSE OP-AMP CIRCUITS

Circuit Extraction 1 Outline –What is Circuit Extraction? –Why Circuit Extraction? –Circuit Extraction Algorithms Goal –Understand Extraction problem –Understand.

SAAB SPACE 1 The M2 ASIC A mixed analogue/digital ASIC for acquisition and control in data handling systems Olle Martinsson AMICSA, October 2-3, 2006.

Jaap Velthuis, University of Bristol SPiDeR SPiDeR (Silicon Pixel Detector Research) at EUDET Telescope Sensor overview with lab results –TPAC –FORTIS.

Adapted from Digital Integrated Circuits, 2nd Ed. 1 IC Layout.

TPAC1.2 FDR JC/Feb 27 th. TPAC1.2 FDR Overview The TPAC design will be re-submitted with two mask changes to fix to key bugs in the design: 1.Non-unique.

Thursday, May 10th, 2007 Calice Collaboration meeting --- A.-M. Magnan --- IC London 1 Progress Report on the MAPS ECAL R&D on behalf of the MAPS group:

Viterbi Decoder: Presentation #11 M1 Overall Project Objective: Design a high speed Viterbi Decoder Stage 11: 12 th April 2004 Short Final Presentation.

Tera-Pixel APS for CALICE Progress meeting, 12 th July 2006 Jamie Crooks, Microelectronics/RAL.

TPAC1.1 progress Jamie C 25 th June Status FDR changes –Single variant  implemented across all bulk pixels –Pixel layout changes as recommended.

Tera-Pixel APS for CALICE Progress 13 th November 2006.

TPAC1.1 Testing JC/Jan 16 th. Comparator Investigations Two (related) symptoms were observed – Non-gaussian threshold scans, with steep sides and flat.

G.Villani jan. 071 CALICE pixel Deep P-Well results Nwell ≈ 900 μm 2 P-well 1μm ring gap Collecting diodes 3.6 x 3.6 μm 2 Bias: NWell 3.5V Diodes: 1.5V.

Tera-Pixel APS for CALICE Progress meeting, 17 th September 2007 Jamie Crooks, Microelectronics/RAL.

ASIC1 progress Jamie Crooks, Feb 08. Bonding Problems: Resolved Smaller bonding wedge + revised programShorts to seal ring discovered under bonds.

LSU 06/04/2007Electronics 81 CAD Tools for Circuit Design Electronics Unit – Lecture 8 Schematic Diagram Drawing Etched Circuit Board Layout Circuit Simulation.

DATA ACQUISTION AND SIGNAL PROCESSING Dr. Tayab Din Memon Lecture Introduction to Opamps & Multisim.

Evaluation of 65nm technology for front-end electronics in HEP Pierpaolo Valerio 1 Pierpaolo Valerio -

Rutherford Appleton Laboratory Particle Physics Department A Novel CMOS Monolithic Active Pixel Sensor with Analog Signal Processing and 100% Fill factor.

ESD for the Fabless Semiconductor Company Golden Rules of ESD Due Diligence for Third Party Intellectual Property Golden Rules of ESD Due Diligence for.

ENGR 1181 First-Year Engineering Program College of Engineering Engineering Education Innovation Center First-Year Engineering Program Solar Energy Meter.

Development of Advanced MAPS for Scientific Applications

CHAPTER 11 Op-Amp Applications. Objectives Describe and Analyze: Audio mixers Integrators Differentiators Peak detectors Comparators Other applications.

TPAC progress Jamie C 29 th July TPAC1.1 Status Submitted 17 th –Some minor DRC errors found at foundry –Corrected/waived Re-Submitted 23 rd July.

R. Kass US LC Conference 1 Design and Fabrication of a Radiation-Hard 500-MHz Digitizer Using Deep Submicron Technology R. Kass The Ohio State University.

SPiDeR  SPIDER DECAL SPIDER Digital calorimetry TPAC –Deep Pwell DECAL Future beam tests Wishlist J.J. Velthuis for the.

VI th INTERNATIONAL MEETING ON FRONT END ELECTRONICS, Perugia, Italy A. Dorokhov, IPHC, Strasbourg, France 1 NMOS-based high gain amplifier for MAPS Andrei.

Radiation Hardness Test Chip Matthias Harter, Peter Fischer Uni Mannheim.

MAPS for a “Tera-Pixel” ECAL at the International Linear Collider J.P. Crooks Y. Mikami, O. Miller, V. Rajovic, N.K. Watson, J.A. Wilson University of.

Specifications & motivation 2  Lowering integration time would significantly reduce background  Lowering power would significantly reduce material budget.

Tera-Pixel APS for CALICE Jamie Crooks, Microelectronics/RAL SRAM Column Concept.

Electronic Schematics How we can draw electronic circuits.

J. Crooks STFC Rutherford Appleton Laboratory

M ask D esign T raining M ask D esign T raining Page 1 Quality Layout.

26 Apr 2009Paul Dauncey1 Digital ECAL: Lecture 2 Paul Dauncey Imperial College London.

26 Apr 2009Paul Dauncey1 Digital ECAL: Lecture 3 Paul Dauncey, Imperial College London.

A MAPS-based readout for a Tera-Pixel electromagnetic calorimeter at the ILC Marcel Stanitzki STFC-Rutherford Appleton Laboratory Y. Mikami, O. Miller,

Summary of FPIX tests Tom Zimmerman Fermilab May 16, 2007.

Tera-Pixel APS for CALICE Progress 30 th November 2006.

1 Electrical Fundamentals We need some understanding of electrical fundamentals to do the lab exercises. Electric Circuit Consists of: –Power Source: Battery,

Status of MAPMT FEE Electronics Boards Connector board – have 5 boards, 1 assembled Readout board (“MUX” board) – layout completed 12/2, but unfortunately.

Terra-Pixel APS for CALICE Progress meeting 10 th Nov 2005 Jamie Crooks, Microelectronics/RAL.

(Re)design of the C3PD analog pixel 1. The starting point for the design was the CCPDv3 front-end (this presentation tries to follow the way the design.

STT-RAM Test Chip #1 Amr AminPreeti Mulage UCLA CKY Group Weekly Status Report Date: Wed Nov

ELECTRONICS – Input Transducers Engineering Science – National 5.

Monolithic and Vertically Integrated Pixel Detectors, CERN, 25 th November 2008 CMOS Monolithic Active Pixel Sensors R. Turchetta CMOS Sensor Design Group.

Written by Whitney J. Wadlow

Electrical circuits P2 – part 2. Common components.

NOISE MEASUREMENTS ON CLICPIX AND FUTURE DEVELOPMENTS Pierpaolo Valerio.

TITLE: 555 Timer OM INSTITUTE OF TECHNOLOGY Subject: Analog Electronics ( ) Semester: 03 Prepared By:

Full-Custom Design ….TYWu

1 EE 382M VLSI 1 EE 360R Computer-Aided Integrated Circuit Design Lab 1 Demo Fall 2011 Whitney J. Wadlow.

SPiDeR  Status of SPIDER Status/Funding Sensor overview with first results –TPAC –FORTIS –CHERWELL Beam test 09 Future.

for the SPiDeR collaboration (slides from M. Stanitski, Pixel2010)

Charge sensitive amplifier

Calorimeter Mu2e Development electronics Front-end Review

Aim: How is a Series Circuit different from a Parallel Circuit?

TPAC1.0 Jamie Crooks.

Written by Whitney J. Wadlow

Full Custom Associative Memory Core

Unit IV 555 Timer.

Errors due to process variations

Where are we? Lots of Layout issues Line of diffusion style

Secret Door Knock Detector

EE382M VLSI 1 LAB 1 DEMO FALL 2018.

R&D of CMOS pixel Shandong University

Presentation transcript:

TPAC1.1 progress Jamie C 4th June 2008

Original pixel layout Cdiode = 11.4 fF

(Current) New Pixel Layout Adjusted path to diodes Adjusted guard ring to path Compacted resistor layout Compacted monostable layout Separated monostable power supply from dco power net New SRAM layout + 2 bits 2 extra trim bits (33 transistors) Cdiode = 12.06 fF Some connecting routing to do Some LVS and DRC still to do Internal analog parts untouched

New pixel NW/DPW layout Same DPW shape as TPAC1 New SRAM cells do just fit within design rules

preShape GAIN TPAC1 TPAC1.1 Same resistor dimensions Schematic PCELL creates a 4MΩ resistor Layout PCELL creates 4MΩ a resistor Assura LVS tool extracts value of resistor as 4MΩ TPAC1 Same resistor dimensions TPAC1.1 Calibre LVS tool extracts same resistor as 2.7MΩ Spice models specify resistance per unit square of high-res poly Drawn resistor size equates to 2.7MΩ resistance Two self-consistent possibilities Was not picked up in TPAC1 design Calibre not used for LVS No explicit cross-check of resistor dimensions Reported to foundry – awaiting comment The only hi-res poly resistors in the design are in preShape pixels

Effect of smaller resistance 140μV/e- Reduced Resistances 99μV/e- Original Design e- per diode Ignore: ymax formula picks up reset injection from elsewhere in simulation

Summary Original Design Reduced-value resistors Ideal simulation: Gain 140μV/e- 99μV/e- Ideal simulation: Noise 3.94mV 3.18mV 26e- 32.1e- Signal to noise (250e- in pixel corner) 9.6 7.8 Noise analysis setup: Integrated over 10-10Mhz, DIFF_OUT wrt DIFF_IN, 1.8x1.8um diodes, spectre model version 3.1

Lengthening the resistor? VERY APPROXIMATE ESTIMATES! Retain 7 bits SRAM + 6 bits trim Additional ~0.9MΩ in remaining space  3.6MΩ Drop to 6 bits of SRAM + 5 bits trim May be possible (subject to routing)  4MΩ Original 5 bits of SRAM + 4 bits trim 4MΩ resistor possible 

Pixel Coupling Theories (2nd) Comparator & Monostable share power supply VDD1V8dco Possible coupling from monostable of one pixel to comparator of next (causing comparator to switch) If this is true… the coupling effect might show a dependence on IOUTBIAS12… 5k variable resistor instead of T1 mod… (nom value 2k2) VDD1V8mso power net is now unused (preSample pixels only) this could be re-used in TPAC1.1 to separate those comparator & monostable supplies

Hi-Res Epi (w.r.t. the sensor electronics) More signal, faster collection etc… DPW required under all circuits to avoid redesign with larger nwell spacing rules Circuit operation should be unaffected by DPW Charge deposited anywhere will collect at edge pixels Place a NWELL guard ring around the pixels Collect charge deposited elsewhere Slight edge effect to array should be limited to outer-most pixels Separate pins (can re-use VRST net) can be used to monitor current Quick evaluation suggests there is room for such a guard ring Not in array centre?

Guard Ring Feasibility