HADES goes SIS-100* SIS-18 DAQ upgrade possibilities

Slides:



Advertisements
Similar presentations
GSI Event-driven TDC with 4 Channels GET4
Advertisements

6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
MICE Fiber Tracker Electronics AFEII for MICE (Front end readout board) Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs.
ESODAC Study for a new ESO Detector Array Controller.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Trigger-less and reconfigurable data acquisition system for J-PET
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
1 DAQ Update. 2 DAQ Status DAQ was running successfully and stably in ’07 beam time Trigger bus scheme has proven to be very flexible – Added additional.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
Hall A DAQ status and upgrade plans Alexandre Camsonne Hall A Jefferson Laboratory Hall A collaboration meeting June 10 th 2011.
TRBnet for the CBM MVD-Prototype Borislav Milanović In cooperation with: J. Michel, M. Deveaux, S. Seddiki, M. Traxler, S. Youcef, C. Schrader, I. Fröhlich,
PicoTDC Features of the picoTDC (operating at 1280 MHz with 64 delay cells) Focus of the unit on very small time bins, 12ps basic, 3ps interpolation Interpolation.
SBS meeting VETROC application for Cerenkov triggering Alexandre Camsonne March 18 th 2015.
Understanding Data Acquisition System for N- XYTER.
Frontend of PHENIX Si pixel K. Tanida (RIKEN) FEM/DAQ meeting for PHENIX upgrade (10/24/02) Outline Overview of PHENIX Si pixel detector ALICE1 chip readout.
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.
Overclocking the V Why we want to overclocking the V1495? Data compression and transfer over multiple clock cycles allows more detailed information.
STAR Collaboration Meeting, Nantes Alexandre A. P. Suaide Wayne State University Slide 1 EMC Commissioning for the run Review of last.
Front-end readout study for SuperKEKB IGARASHI Youichi.
January 31, MICE DAQ MICE and ISIS Introduction MICE Detector Front End Electronics Software and MICE DAQ Architecture MICE Triggers Status and Schedule.
Transfering Trigger Data to USA15 V. Polychonakos, BNL.
TDC in ACTEL FPGA Tom Sluijk Hans Verkooijen Albert Zwart Fabian Jansen.
Kraków4FutureDaQ Institute of Physics & Nowoczesna Elektronika P.Salabura,A.Misiak,S.Kistryn,R.Tębacz,K.Korcyl & M.Kajetanowicz Discrete event simulations.
Jefferson Laboratory Hall A SuperBigBite Spectrometer Data Acquisition System Alexandre Camsonne APS DNP 2013 October 24 th 2013 Hall A Jefferson Laboratory.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
CBM-TOF-FEE Jochen Frühauf, GSI Picosecond-TDC-Meeting.
R3B - meeting April GSI Readout concepts for the CALIFA detector options dynamic range preamplifier solution digital solution digital readout chain.
DAQ Speed and Run2 Estimates April 3, Summary of FADC Development for Faster Performance NameReadoutTrigger ScalersScaler S1 (helicity gated), S2.
Juin 1st 2010 Christophe Beigbeder PID meeting1 PID meeting Electronics Integration.
DAQ 1000 Tonko Ljubicic, Mike LeVine, Bob Scheetz, John Hammond, Danny Padrazo, Fred Bieser, Jeff Landgraf.
STT read-out concepts Detectors requirements and layout Read-out concepts Developments of Analog FE and Digital Boards STS el. group : INFN, FZ Juelich,
1 Projectile Spectator Detector: Status and Plans A.Ivashkin (INR, Moscow) PSD performance in Be run. Problems and drawbacks. Future steps.
C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.
Organization for Micro-Electronics desiGn and Applications HGCAL Front-End Electronics Christophe de LA TAILLE, Marcello MANNELLI sept 2015.
Michael Traxler, GSI1 DAQ: Status of Upgrade Outline EU-Contract and BMBF money Readout and IPU-boards –MU V2 –TOF-Readout and IPU TRB V2 –Test-Board.
Some thoughs about trigger/DAQ … Dominique Breton (C.Beigbeder, G.Dubois-Felsmann, S.Luitz) SuperB meeting – La Biodola – June 2008.
Straw readout status Run 2016 Cover FW SRB FW.
for the HADES Collaboration
Work on Muon System TDR - in progress Word -> Latex ?
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Pid session TDC-based electronics for the CRT
Beam detectors performance during the Au+Au runs in HADES
ATLAS calorimeter and topological trigger upgrades for Phase 1
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
Electronics Trigger and DAQ CERN meeting summary.
Alberto Valero 17 de Diciembre de 2007
Trigger, DAQ and Online Closeout
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
PID meeting SCATS Status on front end design
PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)
Christophe Beigbeder PID meeting
AFE II Status First board under test!!.
DCH FEE 28 chs DCH prototype FEE &
Possibilities for CPM firmware upgrade
Possible Upgrades ToF readout Trigger Forward tracking
VELO readout On detector electronics Off detector electronics to DAQ
Example of DAQ Trigger issues for the SoLID experiment
SVT detector electronics
Alexandre Camsonne January 13th 2015
The CMS Tracking Readout and Front End Driver Testing
PID meeting Mechanical implementation Electronics architecture
August 19th 2013 Alexandre Camsonne
ETD parallel session March 18th 2010
TOF read-out for high resolution timing
SVT detector electronics
The LHCb Front-end Electronics System Status and Future Development
Orsay Talks Christophe : General questions and future developments.
Presentation transcript:

HADES goes SIS-100* SIS-18 DAQ upgrade possibilities Jan Michel - Goethe Universität Frankfurt HADES goes SIS-100* SIS-18 DAQ upgrade possibilities * not yet...

Jan Michel - Goethe Universität Frankfurt HADES DAQ upgrades Why another upgrade? How to do it? How much do we gain? Who will work on it? Jan Michel - Goethe Universität Frankfurt

Jan Michel - Goethe Universität Frankfurt Current Limits Slowest systems are Shower, fixed read-out time of 11 us MDC, 400 ns read-out time per hit, 5.5 us latency on link Current maximum (for small events) ~ 66 kHz with all systems AuAu, 10kHz Jan Michel - Goethe Universität Frankfurt

Jan Michel - Goethe Universität Frankfurt MDC front-ends Slow data transport on MBO Shaky connectors Strongly fluctuating power consumption Analog part quite good but some more modern solutions to be investigated Jan Michel - Goethe Universität Frankfurt

Jan Michel - Goethe Universität Frankfurt MDC: Digital Part Replace both TDC and OEP with FPGA-board data transport / control: proven on OEP time measurement in FPGA: proven in many experiments The bad news: Cahit's TDC are just too good resolution not worse than 50ps only 500ps needed for MDC Jan Michel - Goethe Universität Frankfurt

Jan Michel - Goethe Universität Frankfurt Low-cost FPGA TDC Sampling with phase shifted clocks e.g. 400 MHz sampling with rising/falling edge 4 clocks shifted by 90° → 312 ps binning many channels! Jan Michel - Goethe Universität Frankfurt

Jan Michel - Goethe Universität Frankfurt MDC FEE Upgrade Replacing digital part / TDC : “trivial” Replacing analog part: challenging PCB design: no critical points Reducing read-out time substantially Not reducing trigger-release latency! maybe upgrade to faster serial links? AuAu, 10kHz Jan Michel - Goethe Universität Frankfurt

Jan Michel - Goethe Universität Frankfurt Trigger Releases Trigger – Busy release architecture not suited for high rates rather long latency on optical links for transport CBM, PANDA etc: Free running read-out Jan Michel - Goethe Universität Frankfurt

Jan Michel - Goethe Universität Frankfurt “Tagged” Read-out Reference Time sent for each event CTS assumes deadtime and free buffer sizes trigger information / busy release only every N events Handshake needed for buffer handling Jan Michel - Goethe Universität Frankfurt

Tagged Read-out: Deadtime? add 5us (MDC), 3us (other systems) for busy release add 400 ns for reference time 4us assumed dead time seems reasonable max. 250 kHz trigger rate Jan Michel - Goethe Universität Frankfurt

Tagged Read-out – Reasonable? We can gain a factor 2.5 in event rate Only for light heavy-ions due to detector load Much work – all trigger handling has to be rewritten Code on TRB2 & RICH not touched since four years - experts “vanished” Jan Michel - Goethe Universität Frankfurt

Jan Michel - Goethe Universität Frankfurt Not only in HADES TrbNet also to be used for CBM (here: RICH) Jan Michel - Goethe Universität Frankfurt

Jan Michel - Goethe Universität Frankfurt TrbNet for CBM Several improvements to existing TrbNet planned for CBM/Panda Jan Michel - Goethe Universität Frankfurt

Jan Michel - Goethe Universität Frankfurt Summary Upgrade of MDC FEE should be done for data quality and read-out speed gain 30% in max event rate New read-out scheme gain factor 2.5 huge cost in man-power With new RICH read-out limits from load on detector might get less strict Jan Michel - Goethe Universität Frankfurt