SCUBA-2 Detector Technology Development

Slides:



Advertisements
Similar presentations
Process Flow Steps Steps –Choose a substrate  Add epitaxial layers if needed –Form n and p regions –Deposit contacts and local interconnects –Deposit.
Advertisements

Simplified Example of a LOCOS Fabrication Process
COUNCIL FOR THE CENTRAL LABORATORY OF THE RESEARCH COUNCILS EAP dimple fabrication process. Process D EAP dimple using carbon powder electrodes and DRIE.
Tutorial 3 Derek Wright Wednesday, February 2 nd, 2005.
TimePix / InGrid Problems and solutions Yevgen Bilevych Amsterdam
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Process integration
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,
Applications: CO Gas Sensor
SOIMUMPs Process Flow Keith Miller Foundry Process Engineer.
Bulk MEMS 2013, Part 2
20th RD50 Workshop (Bari)1 G. PellegriniInstituto de Microelectrónica de Barcelona G. Pellegrini, C. Fleta, M. Lozano, D. Quirion, Ivan Vila, F. Muñoz.
Status and outlook of the Medipix3 TSV project
J. Salonen, “Flip Chip Bumping Process at VTT" [presentation for GPG], 16-March-2007 Flip Chip/Bumping Process at VTT Last modified March 16, 2007 By Jaakko.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Fabrication of Active Matrix (STEM) Detectors
1 Moore’s Law – the Z dimension Sergey Savastiouk, Ph.D. April 12, 2001.
Fabian Hügging – University of Bonn – February WP3: Post processing and 3D Interconnection M. Barbero, L. Gonella, F. Hügging, H. Krüger and.
PCB manufacturing PCBpro.com.
Lutz Hofmann Fraunhofer ENAS (Germany)
1 Absolute Pressure Sensors Z. Celik-Butler, D. Butler and M. Chitteboyina Nanotechnology Research and Teaching Facility University of Texas at Arlington.
Multilayer thin film technology for the STS electronic high density interconnection E. Atkin Moscow Engineering Physics Institute (State University) –
Metallization: Contact to devices, interconnections between devices and to external Signal (V or I) intensity and speed (frequency response, delay)
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda © October 2001 by Prentice Hall Chapter 9 IC Fabrication Process Overview.
Silicon /pcb assembly R Thompson, J Freestone LAL 3 June 08.
Silicon detector processing and technology: Part II
MIT Lincoln Laboratory NU Status-1 JAB 11/20/2015 Advanced Photodiode Development 7 April, 2000 James A. Burns ll.mit.edu.
Presenter Name Facility Name Ultra Thin CCD detectors for particle physics experiments.
16th April 2008R. Bates Glasgow University Experience with an industrial vendor in the manufacture of 3D detectors R. Bates, C. Fleta, D. Pennicard, C.
EMT362: Microelectronic Fabrication Interlevel Dielectric Technology
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
ITC-irst Researchers 217 Post docs 13 PhD students MM area FCS – Physics & Chemistry of Surfaces and Interfaces MIS – Microsystems IT area SRA –
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
Atomic Layer Deposition for Microchannel Plates Jeffrey Elam Argonne National Laboratory September 24, 2009.
CERN/NA62 GigaTracKer Hybrid Module Manufacturing
Bump Bonding Development
Fab - Step 1 Take SOI Wafer Top view Side view Si substrate SiO2 – 2 um Si confidential.
1ICC Proprietary MEMS DEVICE WAFER LEVEL PACKAGING TECHNICAL PRESENTATION Customer Device Wafer.
 A PCB is printed circuit board, also known as a printed wiring board. It is used in electronics to build electronic devices. A PCB serves 2 purposes.
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
MEMS 2016 Part 2 (Chapters 29 & 30)
(Chapters 29 & 30; good to refresh 20 & 21, too)
Keith Warner, Andy Loomis April 7, 2000
HV2FEI4 and 3D A.Rozanov CPPM 9 December 2011 A.Rozanov.
Process integration 2: double sided processing, design rules, measurements
Wafer bonding (Chapter 17) & CMP (Chapter 16)
New Mask and vendor for 3D detectors
Basic Planar Processes
Process integration 1: cleaning, sheet resistance and resistors, thermal budget, front end
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
ALD Fiji for Conformality Test
Simplified process flow for bonding interface characterization
TimePix3 status and protection
Bonding interface characterization devices
Temperature Sensors on Flexible Substrates
Carbon wire sensor based in semiconductor strain gauges
CMOS Process Flow.
Chapter 1 & Chapter 3.
Process Flow for ESS5810 AMSF
a Printed Circuit Board
Report from CNM activities
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.
Memscap - A publicly traded MEMS company
LPKF Laser Direct Structuring System
(2) Incorporation of IC Technology Example 18: Integration of Air-Gap-Capacitor Pressure Sensor and Digital readout (I) Structure It consists of a top.
BONDING The construction of any complicated mechanical device requires not only the machining of individual components but also the assembly of components.
Possible types of Si-sensor: SILICON CALORIMETRY FOR A LINEAR COLLIDER G.Bashindzhagyan, Il Park August Silicon sensor.
Presentation transcript:

SCUBA-2 Detector Technology Development at the University of Edinburgh

Current Status Low stress silicon nitride process conditions have been characterised PECVD and deep etch ICP equipment delivery expected 10th April 2001 Investigation of possible sources of indium? bump bonding continuing Technology options still to be agreed

Nitride Process

Process sequence (1) Grow oxide on 3” silicon wafer Deposit Metal A layer on back surface (400 /) Deposit 1µm PECVD SiO2 onto metal (CMP surface finish?) Etch 10 µm wide trench around perimeter of pixel Thin second wafer & polish both sides. 33 µm for 450 µm or 62 µm for 850 µm wavelength

Process sequence (2) Bond thin wafer to metallised side of thick wafer Deposit low stress silicon nitride on back face of thin wafer 8) Deposit TES layers on silicon nitride

Process sequence (3) Pattern TES structure & form heater Pattern nitride layer, if required Deposit leads & aluminium bond pads Deep etch top wafer to define pixel area Etch trench in thin wafer through nitride layer

Process sequence (4) Fabricate SQUID circuitry on bottom wafer Form bump pads & indium bumps on front of squid wafer 16) Self align bump bond SQUID wafer to sensor wafer

Spacer Option 1 Detector wafer TES 140 / 240 m Spacer wafer Plated vias SQUID wafer

Spacer Option 2 TES Detector wafer Plated vias 140 / 240 m SQUID wafer TES Plated vias 140 / 240 m

Spacer Option 3 Detector wafer TES 140 / 240 m Spacer wafer Plated vias SQUID wafer

Spacer Options Issues High apect ratio through wafer etch required Through hole plating required Weakening of waffle grid (option 2) Gap set by solder Bump bonding with membrane formed Thin spacer wafers required (cost + processing) Large solder bumps (option 3)

Bonded Technology Option Issues Bump height not critical Bump bonding before membrane formation possible Thin wafers or grinding technology required Need conductor 400 / ȱ that can withstand high wafer bonding temperature, adheres well to oxide and is not superconducting Thin polished wafers will be expensive Wafer bonding technology toolkit required Wafer bonding technology needs to be developed

Bonded Technology Toolkit Essential tools Wafer bonding tool Bond inspection kit (IR) Particulate inspection tool Class 1 area Optional tools Wafer grinding tool (thinned wafer $200) - cycle time/ cost trade-off Thickness measurement (?)