TTC system and test synchronization

Slides:



Advertisements
Similar presentations
J. Varela, CERN & LIP-Lisbon Tracker Meeting, 3rd May Partitions in Trigger Control J. Varela CERN & LIP-Lisbon Trigger Technical Coordinator.
Advertisements

Status of the CTP O.Villalobos Baillie University of Birmingham April 23rd 2009.
01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
José C. Da Silva OFF DETECTOR WORSHOP, April 7, 2005, Lisboa SLB and DCC commissioning for 904.
ALICE Trigger System Features Overall layout Central Trigger Processor Local Trigger Unit Software Current status On behalf of ALICE collaboration:D. Evans,
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
GEM Design Plans Jason Gilmore TAMU Workshop 1 Oct
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.
ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Interfaces to ROD Crate Components - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane,
Global Trigger H. Bergauer, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H. Sakulin, J. Strauss,
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
Status of Data Exchange Implementation in ALICE David Evans LEADE 26 th March 2007.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
Sophie BaronTTC1 TTC status February 2005 ATLAS electronics.
CERN Real Time conference, Montreal May 18 – 23, 2003 Richard Jacobsson 1 Driving the LHCb Front-End Readout TFC Team: Arek Chlopik, IPJ, Poland Zbigniew.
September 8-14, th Workshop on Electronics for LHC1 Channel Control ASIC for the CMS Hadron Calorimeter Front End Readout Module Ray Yarema, Alan.
June 29th 2005Ph. BUSSON LLR Ecole polytechnique, Palaiseau1 Plans for a new TCC for the endcaps Characteristics: reminder Preliminary list of tasks and.
David BAILLEUX US CMS on behalf of the Caltech group Laser Monitoring System - Electronics review 20 March Overview Overview Laser control Laser.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.
Sophie BARON, PH-ESSLEADE - 07 Nov  TTC system status reminder  Upgrade principle  [Some] details about the infrastructure  Practical implementation.
Claudia-Elisabeth Wulz Anton Taurok Institute for High Energy Physics, Vienna Trigger Internal Review CERN, 6 Nov GLOBAL TRIGGER.
J. Varela, LIP-Lisbon/CERN LEADE WG Meeting CERN, 29 March 2004 Requirements of CMS on the BST J. Varela LIP Lisbon / CERN LHC Experiment Accelerator Data.
1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.
Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.
08/04/05 OFF-Detector Workshop Electronics R. Alemany (LIP) Session: Software Architecture 1 ECAL Trigger and Readout Software architecture/integration.
LHCb front-end electronics and its interface to the DAQ.
TGC Timing Adjustment Chikara Fukunaga (TMU) ATLAS Timing Workshop 5 July ‘07.
28 June 2004ATLAS Pixel/SCT TIM FDR/PRR1 TIM tests with ROD Crate John Hill.
Trigger Meeting: Greg Iles5 March The APV Emulator (APVE) Task 1. –The APV25 has a 10 event buffer in de-convolution mode. –Readout of an event =
TTC for NA62 Marian Krivda 1), Cristina Lazzeroni 1), Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava, Slovakia 3/1/20101.
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
Vienna Group Discussion Meeting on Luminosity CERN, 9 May 2006 Presented by Claudia-Elisabeth Wulz Luminosity.
18/05/2000Richard Jacobsson1 - Readout Supervisor - Outline Readout Supervisor role and design philosophy Trigger distribution Throttling and buffer control.
ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.
LHC CMS Detector Upgrade Project RCT/CTP7 Readout Isobel Ojalvo, U. Wisconsin Level-1 Trigger Meeting June 4, June 2015, Isobel Ojalvo Trigger Meeting:
General Tracker Meeting: Greg Iles4 December Status of the APV Emulator (APVE) First what whyhow –Reminder of what the APVE is, why we need it and.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
BIS main electronic modules - Oriented Linac4 - Stéphane Gabourin TE/MPE-EP Workshop on Beam Interlock Systems Jan 2015.
ODE Workshop, LIP, 08/04/05 SRP: Current Status Irakli MANDJAVIDZE DAPNIA, CEA Saclay, Gif-sur-Yvette, France.
E. Hazen1 Fermilab CMS Upgrade Workshop November 19-20, 2008 A summary of off-detector calorimeter TriDAS electronics issues Eric Hazen, Boston.
Giovanna Lehmann Miotto CERN EP/DT-DI On behalf of the DAQ team
R. Alemany (LIP) Session 2: Database
Production Firmware - status Components TOTFED - status
CCS Hardware Test and Commissioning Plan
TTC signals: Global Trigger and Global Muon Trigger
Experience with DAQ for ATLAS SCT
TELL1 A common data acquisition board for LHCb
ATLAS Local Trigger Processor
L0 processor for NA62 Marian Krivda 1) , Cristina Lazzeroni 1) , Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava,
CMS SLHC Calorimeter Trigger Upgrade,
ECAL OD Electronic Workshop 7-8/04/2005
Calorimeter Trigger Synchronization in CMS,
Irakli MANDJAVIDZE DAPNIA, CEA Saclay, Gif-sur-Yvette, France
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
Example of DAQ Trigger issues for the SoLID experiment
Trigger system Marián Krivda (University of Birmingham)
M. Krivda for the ALICE trigger project, University of Birmingham, UK
EB EE(EE+) 8/17 0/9 Crate A1 Crate A Crate A2 7/16 1/10 Crate C2 6/15
Overview of the new CMS ECAL electronics
Multi Chip Module (MCM) The ALICE Silicon Pixel Detector (SPD)
Data Concentrator Card and Test System for the CMS ECAL Readout
TELL1 A common data acquisition board for LHCb
The Trigger Control System of the CMS Level-1 Trigger
FED Design and EMU-to-DAQ Test
HCAL DAQ Interface Eric Hazen Jim Rohlf Shouxiang Wu Boston University
Presentation transcript:

TTC system and test synchronization J. Varela Trigger Technical Coordinator ECAL Off-Detector Electronics Workshop, 7-8 April 2005, Lisbon

Outline Reminder of TTC System ECAL specific issues Test system at Bldg 904

Trigger Fast Control Global Trigger Central Control L1A Control TTCmi DAQ Event Managers Global Trigger LHC-BST GPS aTTS Central Control Partition Control Partition Control Partition Control L1A Control Front-end Emulators, Trigger Rules Trigger Throttling System (sTTS and aTTS) Calibration and Test Triggers Dedicated runs, Special triggers during runs Synchronization Control Timing signals, Resync procedures Partitioning 8 independent partition groups, 8 independent triggers Local Triggers Local Control Local Control Local Control TTC sTTS TTC sTTS TTC sTTS FrontEnd FrontEnd FrontEnd TTCrx TTCrx TTCrx

Multi-Level Trigger Control Allows flexibility in commissioning/ debugging DAQ Event Manager TTCmi Global Trigger Control LHC-BST GPS aTTS TCS: CMS Control SubDetector Control LTC: SubDetector Control TTC TTS TTC TTS e.g. Magnet Test TTCci: Partition Control FrontEnd FrontEnd TTCrx TTCrx e.g. 904

Configurable Partitions Allows flexibility in commissioning/ debugging Trigger partitions match DAQ partitions

TTC System TTCcf – clock fanout CTC - central trigger control TIM - timing module BST - beam synchronous timing LTC - local trigger controller TTCci - CMS interface TTCex - encoder and transmitter TTCrx - receiver

Trigger Control Components GPS link To EVM GLOBAL TRIGGER CRATE TTCmi To/from aTTS Central Trigger Control Clock Orbit TTC (x 32) (x 32) TTS Fast Merging Module Local Triggers CPU int F M LTC TTCci TTCex F M TTS ... ... FMM TTC SYNC TTS TTS Link Subdetector Master TTC Crate TTC Link Local Trigger Controller From/To SUBDETECTOR CRATES

ECAL TTC Partitions TTCci TTCci TTCci TTCci LTC VME 6U FMM Partition 1 -PCI TTCci TTCci TTCci TTCci LTC VME 6U FMM Partition 1 1 fiber Partition 2 1 fiber Partition 3 1 fiber Partition 4 1 fiber Optical coupler Optical coupler Optical coupler Optical coupler 9+1 fibers 18+1 fibers 18+1 fibers 9+1 fibers

EB EE(EE+) 8/17 0/9 Crate A1 Crate A Crate A2 7/16 1/10 Crate C2 6/15 far Crate A near far near EB EE(EE+) Crate A2 SM1 SM18 7/16 S1 S9 1/10 SM2 SM17 87.7 (85.3) 85.7 (83.3) SM3 SM16 Crate C2 S2 S8 87.7 (85.3)) 83.7 (81.3) SM4 SM15 Max. 61.4 Max. length of fibers up to 1. rack edge row left bottom corner SM5 SM14 S3 85.2 (82.8) 81.7 (79.3) S7 6/15 2/11 SM6 SM13 Crate C 82.2 (79.8) Crate B1 80.2 (77.8)) SM12 80.2 (77.8) SM7 S4 S6 SM8 SM11 S5 SM9 SM10 Crate C1 Crate B 5/14 3/12 4/13 Crate B2 Max.total length of fibers 85.3+4.0=89.3 87.7+4.6=92.3 83.7+5.2=88.9 81.3+6.4=87.7 82.8+7.0=89.8 85.2+7.6=92.8 wall to UX EE+ A 9-16-17 EE- A 0-7-8 EE- C 1-2-3 SRP EE+ C 10-11-12 EE+ B 13-14-15 EE- B 4-5-6 EB+ A1 9-17 EB+ A2 16-17 EB+ C2 10-11 TTCoc EB+ C1 11-12 EB+ B1 14-15 EB+ B2 13-14 Raw D EB- A1 0-8 EB- A2 7-8 EB- C2 1-2 EB- C1 2-3 EB- B1 5-6 EB- B2 4-5 9 1 10 2 11 3 12 4 E 17 8 16 7 15 6 14 5 13 1 2 3 4 5 6 7 8 9

LTC Local control of sub-detectors: LTC - Up to 6 partitions - Input for 6 local triggers - Interface to 6 TTCci - Interface to one TTCvi (backward compatibility) - Interface to sTTS (6 channels) - Interface to aTTS (1 channel) - Interface to 4 Emulators - Interface to DAQ EVM (S-Link) - Interface to BST 2 prototypes exist Production of further 12 boards launched Software HAL-based device driver being written XDAQ overlay will also be implemented

TTCci ... TTCci 1 prototype exists L1A from CTC TTCci MUX L1A L1A from LTC To TTCex Channel-A Aux triggers B-Go from CTC Ch 1 Command code FIFO 5  ... MUX B-Go Decode B-Ch B-Go from LTC 5 Ch 16 Command code FIFO  Clock, Orbit To TTCex Channel-B B-data Programmable 1 prototype exists Production of further 15 boards launched

B-Go Channels Fast commands from CTC/LTC: Channel 4-bit code Command 1 0001 BC0 2 0010 Test Enable 3 0011 Private Gap 4 0100 Private Orbit 5 0101 ReSync 6 0110 HardReset 7 0111 Reset Event Counter 8 1000 Reset Orbit Counter 9 1001 Start 10 1010 Stop

TTC Broadcast Commands 1 2 3 4 5 6 7 TTC 8-bit command code: BCR Coarse delay 2 ECR Coarse delay 1 CMS Rules: Assignment of B-channels (1 to 16) to CMS-wide Fast Controls is predefined Actual TTC broadcast command codes are stored in TTCci B-channels FIFOs Definition of these codes is done by the sub-detectors

ECAL TTC Broadcast Codes Definition of ECAL TTC broadcast codes is now required. Definition of codes for test triggers (laser, pedestal): DCC readout may be a function of the trigger type (e.g. LaserSM7a implies that only DCC of SM7/a is readout) Other options are: zero suppression(?), SR flags (?) to select laser data

ECAL response to Resync To be cross-checked: DCC: - clear FIFOs and reset event counter SLB - toggle data/idle/data in the next GAP – resync trigger links to RCT TCC - clear FIFOs and reset event counter ? FE - clear FIFOs and reset event counter ? What is the response to HardReset? Clear FIFOs, reset EC, reset state machines (keep configuration registers)

Resync of Frontend Links Links to DCC: Between events, the links transmit Sync Patterns that are used to resynchronize the links Links to TCC: Are always transmitting data, no automatic resync possible Local procedure controlled by software : TCC identifies link out-of-sync and requests Sync Patterns to Supervisor Supervisor requests Sync Patterns to FE (via CCS) TCC identifies link in-sync and requests Data TCC updates Condition DB

ECAL response to Calib Trigger Calib Trigger = B-Go 2 (Test Enable) followed by L1A (fixed latency) Send to whole CMS at a given frequency, during the Gaps Central data acquisition, dedicated data stream in Filter Farm, available to Monitoring Farm Usage in ECAL: Laser triggers Test Enable fires the Laser Does the Laser control has a TTCrx as required? Test sequence can be programmed in TTCci FIFO (SM sequence) What is the latency between Test Enable and L1A required by ECAL?

ECAL private events How to read laser events (in the LHC gap) into Local DAQ? Use Private Gap (or Private Orbit) fast commands Program TTCci to issue double TTC broadcasts: TestEnable (to fire the laser) LocalTrigger (B-command recognized by CCS-DCC-TCC as a trigger) CCS sends L1A to FE DCC and TTC handles local event (evt number, data to VME, block S-link) Synchronization of EvNumber between FE and OD is a problem Possible solution DCC handles three event numbers: CMS event number Calib event number FE event number Is there any advantage of using Local DAQ for laser events during running?

Test System @ Blg. 904 TTC Crate ECAL OD Crate Tester Crate CAEN TTCvi ECAL OD Crate Tester Crate Trigger primitives CAEN STC TCC - T DCC-T CAEN TCC CCS D C TTC signals, clock SR Flags FE Data Vitesse electrical links (SLB-STC) (from Nuno’s talk)

DCC Tester Board DCC-T is the source of Clock and TTC commands In present implementation there is no Slave Mode

Full Synchronized Test Trigger Patterns loaded in TCC-T memories; Event Data loaded in DCC-T memories TCC-T in Slave Mode: Clock and Start (w/ adjust. delay) from DCC-T TCC-T cycles on Trigger Pattern memories Frequency of periodic trigger is adjusted to capture always the same trigger data. DCC-T provides Clock, BC0 and L1A to TTCci TCC sends Primitives and SR flags to DCC at each L1A Requires new version of Tester Cards