Prof. Vojin G. Oklobdzija

Slides:



Advertisements
Similar presentations
Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.
Advertisements

Topics Electrical properties of static combinational gates:
FPGA-Based System Design: Chapter 2 Copyright 2003 Prentice Hall PTR Gate Design n Static complementary logic gate structures. n Switch logic. n Other.
Prof. V.G. OklobdzijaAdvanced Digital Integrated Circuits1 VLSI Prof. Vojin G. Oklobdzija References (used for creation of the presentation material):
VLSIVLSI Prof. Vojin G. Oklobdzija References (used for creation of the presentation material): [1] Mead, Conway, “Introduction to VLSI Systems”, Addison.
Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:
Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.
Dynamic and Pass-Transistor Logic
Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.
EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Chapter 07 Electronic Analysis of CMOS Logic Gates
Modern VLSI Design 2e: Chapter 3 Copyright  1998 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;
Subsystem Design 2 EE213 VLSI Design This section contains some notes on logic implementation and more complex gates etc. Full details are in Pucknell.
Modern VLSI Design 3e: Chapters 3 & 8Partly from 2002 Prentice Hall PTR week6-1 Lectures 16 Transfer Characteristics (Delay and Power) Feb. 10, 2003.
VLSI Design Lecture 5: Logic Gates Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Wayne Wolf’s lecture notes.
Basics of Energy & Power Dissipation
FPGA-Based System Design: Chapter 2 Copyright  2004 Prentice Hall PTR Topics n Logic gate delay. n Logic gate power consumption. n Driving large loads.
Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;
Damu, 2008EGE535 Fall 08, Lecture 51 EGE535 Low Power VLSI Design Lecture #5 & 6 CMOS Inverter.
COE 360 Principles of VLSI Design Delay. 2 Definitions.
ELEC 5270/6270 Spring 2013 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power Logic Family Vishwani D. Agrawal James J. Danaher.
Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved.
Digital Integrated Circuits for Communication
THE CMOS INVERTER.
Lecture 05: Static Behaviour of CMOS Inverter
Lecture 11: Dynamic CMOS May want to reduce this to one lecture (but with 42 slides it may not be possible). If covered after the midterm, could fill up.
The MOS Transistor Figures from material provided with Digital Integrated Circuits, A Design Perspective, by Jan Rabaey, Prentice Hall, 1996.
IV UNIT : GATE LEVEL DESIGN
Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved.
Pass-Transistor Logic
The Inverter EE4271 VLSI Design Professor Shiyan Hu Office: EERC 518
CMOS technology and CMOS Logic gate
Swamynathan.S.M AP/ECE/SNSCT
Electronic Circuits Laboratory EE462G Lab #6
MOS Inverters 1.
Digital CMOS Logic Circuits
Lecture 4 EGRE 254 1/26/09.
Reading: Hambley Ch. 7; Rabaey et al. Sec. 5.2
ELEC 5270/6270 Spring 2013 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino CMOS Logic Vishwani D. Agrawal James J. Danaher.
ENG2410 Digital Design “CMOS Technology”
Chapter #13: CMOS Digital Logic Circuits
CMOS circuits and Logic families
Lecture No. 7 Logic Gates Asalam O Aleikum students. I am Waseem Ikram. This is the seventh lecture in a series of 45 lectures on Digital Logic Design.
Digital Integrated Circuits 17: CMOS III: Design and Scaling
ELEC 5270/6270 Spring 2015 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino CMOS Logic Vishwani D. Agrawal James J. Danaher.
Chapter 6 (II) Designing Combinational Logic Circuits (II)
Ratioed Logic.
Lecture 10: Circuit Families
COMBINATIONAL LOGIC.
332:479 Concepts in VLSI Design Lecture 24 Power Estimation
VLSI Arithmetic Adders & Multipliers
OUTLINE » Fan-out » Propagation delay » CMOS power consumption
Design Technologies Custom Std Cell Performance Gate Array FPGA Cost.
ENEE 303 7th Discussion.
ELEC 5270/6270 Spring 2011 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power Logic Family Vishwani D. Agrawal James J. Danaher.
COMBINATIONAL LOGIC DESIGN
Chapter – 2 Logic Families.
The Inverter EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 731
Combinational Circuit Design
Ratioed Logic EE141.
EE115C – Winter 2009 Digital Electronic Circuits
Lecture 10: Circuit Families
Reading: Hambley Ch. 7; Rabaey et al. Secs. 5.2, 5.5, 6.2.1
Lecture #18 OUTLINE Reading Continue small signal analysis
EE216A – Fall 2010 Design of VLSI Circuits and Systems
Arithmetic Building Blocks
Advanced Logical Effort
COMBINATIONAL LOGIC - 2.
ELEC 5270/6270 Spring 2009 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino CMOS Logic Vishwani D. Agrawal James J. Danaher.
Presentation transcript:

Prof. Vojin G. Oklobdzija VLSI Prof. Vojin G. Oklobdzija References (used for creation of the presentation material): [1] Mead, Conway, “Introduction to VLSI Systems”, Addison Wesley Publishing. [2] Glasser, Dobberpuhl, “The Design and Analysis of VLSI Circuits”, Addison Wesley Publishing. [3] Weste, Eshraghian, “Principles of CMOS VLSI Design”, Addison Wesley Publishing. [4] Shoji, “CMOS Digital Circuits Technology”, Prentice Hall.

Prof. V.G. Oklobdzija: High-Performance System Design Historical Overview nMOS era: 1970-85 Pass-transistor design CMOS existed early but took off 1985 on Domino CMOS, 1982 NORA DCVSL CPL, DPL DCVS-PG SRPL LEAP SOI-CMOS Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Prof. V.G. Oklobdzija: High-Performance System Design n-MOS Design Era 1970-85 LSI started with nMOS: pass-transistor design experience: Flourished at the beginning of the nMOS era (popularized by Mead-Conway book) Allows high density layout and compact design style Fast: outperforming gate based design Low in power Drawbacks: Not compatible with existing design tools Exhibiting testability and reliability problems Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Prof. Vojin G. Oklobdzija Review of CMOS Prof. Vojin G. Oklobdzija

Prof. V.G. Oklobdzija: High-Performance System Design CMOS Basics Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Prof. V.G. Oklobdzija: High-Performance System Design CMOS Basics Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Prof. V.G. Oklobdzija: High-Performance System Design CMOS Basics Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Prof. V.G. Oklobdzija: High-Performance System Design CMOS Basics A complex path example: Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Prof. V.G. Oklobdzija: High-Performance System Design CMOS Basics More complex blocks are realizable in CMOS Primitive gates: Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Prof. V.G. Oklobdzija: High-Performance System Design CMOS Deficiencies: Muli-Input NOR function in CMOS is slow Various remedies: Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

CMOS Deficiencies and Remedies Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

CMOS Deficiencies and Remedies Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Prof. V.G. Oklobdzija: High-Performance System Design CMOS Basic Inverter Transfer function: Logic voltage levels are VOH and VOL and VIL and VIH The inverter transfer function lie within the shaded region Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

CMOS Basic: Inverter Characteristic Leakage Currents Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

CMOS Basic: Inverter Characteristic Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

CMOS Basic: Inverter Characteristic Transistors during the transition Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

CMOS Basic: Inverter Switching Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Prof. V.G. Oklobdzija: High-Performance System Design CMOS Basic: Power During the static state there is no current Current is only present during transistion: Short circuit current (crow-bar current) Charging and discharging of the output capacitor Leakage Current Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Prof. V.G. Oklobdzija: High-Performance System Design CMOS Basic: Power PCMOS=kCLV2DDfo This is an E=mc2 of low-power design There are three ways to control power: Reducing Power-Supply Voltage (most effective !!) Reducing the switching activity k (various ways) Reducing CL (technology scaling etc.) Reducing the required frequency of operation (?) Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Prof. V.G. Oklobdzija: High-Performance System Design CMOS Basic: Delay Which one of the three designs is the fastest ? How can we find this out without simulation ? Learn about Logical Effort ! Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Prof. V.G. Oklobdzija: High-Performance System Design CMOS Basic: Delay Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

CMOS Basic: Delay RND7Cin1+RNORCin2+RND2Cout Delay can be approximated with: RND7Cin1+RNORCin2+RND2Cout Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Prof. V.G. Oklobdzija: High-Performance System Design CMOS Basic: Delay Delay of a signal path in CMOS logic is dependent on: Fan-in of a gate Represented as a resistance of the pull-up/down transistor path of the gate Fan-out of a gate Represented as a capacitive load at the output Number of CMOS blocks in the path. Wire delay connecting various blocks. Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Prof. V.G. Oklobdzija: High-Performance System Design CMOS Basic: Delay Delay of a signal path in CMOS logic can be reduced by: Making the transistors larger in order to minimize resistance of a pull-up/down path in the gate Making the transistors smaller in order to minimize the capacitive load of each gate Reducing the number of CMOS blocks in the path. Bringing the blocks closer and/or choosing the less wire intensive topology. Note that these requirements are often contradictory Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Prof. V.G. Oklobdzija: High-Performance System Design CMOS Basic: Delay How to estimate delay and critical timing in CMOS circuits ? How to determine the proper transistor sizing in order to make a compromise with contradicting requirements ? How to choose the right circuit topology ? The Answer: “Logical Effort” Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Pass-Transistor Design Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Pass-Transistor Design Another way of looking at Karnaugh Map: AND function Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Pass-Transistor Design Two-variable function Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Pass-Transistor Design “Threshold Voltage Drop” problem: Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Pass-Transistor Design Solving the “Threshold Voltage Drop” problem in CMOS: Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Pass-Transistor Design Function Generator Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Pass-Transistor Design Full 1-bit Adder Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Pass-Transistor Design Compact ALU Example (IBM PC/RT) Circ. 1984 Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Prof. V.G. Oklobdzija: High-Performance System Design Control Lines Output Control A - inputs B - inputs Odd Even Operation K1 K2 Qn A B Arithmetic A+B Add 1 A+B+1 A-B Subtract B-A B+1 Increment +1 2s compl A+1 Logical Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Pass-Transistor Design Compact ALU Example (IBM PC/RT) Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design

Using Pass-Transistor Design to Speed-up Addition Fall 2004 Prof. V.G. Oklobdzija: High-Performance System Design