University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 11) Hasib Hasan ha26@umbc.edu.

Slides:



Advertisements
Similar presentations
Principles & Applications
Advertisements

Sequential Digital Circuits Dr. Costas Kyriacou and Dr. Konstantinos Tatas.
Digital Logic Chapter 5 Presented by Prof Tim Johnson
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
CSCE 211: Digital Logic Design. Chapter 6: Analysis of Sequential Systems.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Digital Logic Design Lecture 23. Announcements Homework 8 due Thursday, 11/20 Exam 3 coming up on Tuesday, 11/25.
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
ENGIN112 L27: Counters November 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 27 Counters.
Chapter 3: Sequential Logic Circuit EKT 121 / 4 ELEKTRONIK DIGIT 1.
SEQUENTIAL CIRCUITS USING TTL 74XX ICS
COE 202: Digital Logic Design Sequential Circuits Part 1
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Flip Flop
EE2174: Digital Logic and Lab Professor Shiyan Hu Department of Electrical and Computer Engineering Michigan Technological University CHAPTER 9 Sequential.
Rabie A. Ramadan Lecture 3
CENT-113 Digital Electronics 1 Flip Flops TI Type 502 Flip Flop: 1st production IC in 1960.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 17 Dr. Shi Dept. of Electrical and Computer Engineering.
Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Computer Organization & Programming Chapter 5 Synchronous Components.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 Binary Counter.
Sequential logic circuits
LECTURE X CH 5 CONTINUED JK and Master Slave Flip Flops.
Counters and Registers Synchronous Counters. 7-7 Synchronous Down and Up/Down Counters  In the previous lecture, we’ve learned how synchronous counters.
EKT 121 / 4 ELEKTRONIK DIGIT I
Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
 Flip-flops are digital logic circuits that can be in one of two states.  Flip-flops maintain their state indefinitely until an input pulse called a.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Flip-Flop Flip-flops Objectives Upon completion of this chapter, you will be able to :  Construct and analyze the operation of a latch flip-flop made.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 Latches & Flip-flops.
1 The Registers File l Modern digital systems are based on logic with state variables, which are changed according to a clock. – The system consists of.
1 Homework Reading –Tokheim Chapter 9.1 – 9.6 Machine Projects –Continue on mp3 Labs –Continue in labs with your assigned section.
Sequential Logic An Overview
LATCHES AND FLIP-FLOPS
FLIP FLOPS Binary unit capable of storing one bit – 0 or 1
LATCHED, FLIP-FLOPS,AND TIMERS
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
Summary Latch & Flip-Flop
MODULE 2: Circuits, Signals and the Analog Discovery Board SUMMER CHALLENGE Electrical Engineering: Smart Lighting Michael Rahaim, PhD Candidate Multimedia.
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 6) Hasib Hasan
ECE 3130 – Digital Electronics and Design
Flip Flops.
Flip-flops Inputs are logically disconnected from the output in time.
Digital Design Lecture 9
FLIP FLOPS.
Flip-Flop.
Flip Flop.
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 7) Hasib Hasan
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 12) Hasib Hasan
Chapter 11 Sequential Circuits.
Sequential Circuits: Flip-Flops
Latches and Flip-flops
Hasib Hasan Ankit Baingane Edward Hanson
LECTURE 15 – DIGITAL ELECTRONICS
Elec 2607 Digital Switching Circuits
Reference: Chapter 5 Sequential Circuits Moris Mano 4th Ediditon
Hasibul Hasan Ankit Baingane Edward Hanson
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 4) Hasib Hasan
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 13) Hasib Hasan
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 10) Hasib Hasan
FLIP-FLOPS.
Flip-Flops.
Flip Flops Unit-4.
14 Digital Systems.
Lecture 14: State Tables, Diagrams, Latches, and Flip Flop
Sequential Digital Circuits
Presentation transcript:

University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 11) Hasib Hasan ha26@umbc.edu Edward Hanson ehanson1@umbc.edu Ankit Baingane ankitb1@umbc.edu 1

More Latches and Flip-Flops D Latch: Has only one input, called “D” Output is the same as the input. The simplest structure could be an S-R latch with S and R connected through an inverter and taking S as the D input. Characteristic table

More Latches and Flip-Flops Edge triggered D Flip-Flop: falling-edge triggered Master-Slave D Flip-Flop rising-edge triggered D Flip-Flop

More Latches and Flip-Flops T Flip-Flop: Has only one input, called “T” If ‘T’ is LOW, the output holds the state. If ‘T’ is HIGH, the output toggles. Characteristic table

More Latches and Flip-Flops ‘D’ and ‘T’ Flip-Flop using J-K Flip Flop: D Flip-Flop with J-K Flip-Flop T Flip-Flop with J-K Flip-Flop

More Latches and Flip-Flops J-K Flip-Flop IC pinout diagram:

Timing Diagram A digital timing diagram is a representation of a set of signals in the time domain. We can represent the Flip-Flops using their timing diagram- Normally, one of the signals is the clock signal. Other signals are the inputs and the outputs. The relation between the input and the output can be determined. The triggering characteristics can also be known- Level triggered or edge triggered. Rising or falling edge triggered.

Timing Diagram Example: Timing diagram of a falling edge triggered JK flip-flop

Generating Clock Pulse We’ll use our function generator in the lab to generate the clock pulse.

Type of the signal (sine/square/triangular/DC/Pulse etc.) Frequency of the signal Amplitude (from zero to peak value) Offset (shifts the position of the reference) Power button Enter (saves a value) Shifts the cursor Increase/Decrease values Switching the output on/off Output

Generating Clock Pulse So, if - ‘func’ is ‘SINE’, ‘amplitude’ is ‘1’, ‘frequency’ is ‘100kHz’, and ‘offset’ is ‘1’ We’ll have the following output-

Generating Clock Pulse To set a value- Press the corresponding button Use cursor and up/down button, or the numeric pad to set a value. Press the ‘enter’ button to save the value. Repeat this for every parameter you want to set.

Generating Clock Pulse For our experiments we need the following clock pulse- Set the ‘func’ to ‘SQUARE’ Set ‘frequency’ to ‘1 Hz’ Set ‘amplitude’ to ‘2.5’ Set ‘offset’ to ‘1.25’

Oscilloscope as Output Oscilloscope can generate the timing diagram precisely. volts/division (y-axis) second/division (x-axis) X-axis position Y-axis position

7-Segment Display Driver Finding the function and then implement the logic for each segment was tedious. We’ll be using IC MC14495 to drive our display. It gives the necessary output to drive a 7- segment display and shows the Hexadecimal value from the 4-bit Binary input.

7-Segment Display Driver MC14495

7-Segment Display Driver MC14495 Truth Table

Today’s Lab (last part) 1.You need to set the function generator to get our desired clock signal 2.Make a T flip-flop using the JK flip-flop. So, it will give only ‘0’ and ‘1’ with the clock signal. 3. This signal will be fed to input ‘A’ of the MC14485 IC. Other inputs will be grounded. So, it will have the input ‘0000’ and ‘0001’. So, the display will show ‘0’ and ‘1’ alternately.

Questions? 19