Fei Li Jinjun Xiong University of Wisconsin-Madison

Slides:



Advertisements
Similar presentations
Convolutional Codes Mohammad Hanaysheh Mahdi Barhoush.
Advertisements

Sequential Circuits Storage elements
CS1Q Computer Systems Lecture 12 Simon Gay. Lecture 12CS1Q Computer Systems - Simon Gay 2 Design of Sequential Circuits The systematic design of sequential.
RISC and Pipelining Prof. Sin-Min Lee Department of Computer Science.
Give qualifications of instructors: DAP
Why Systolic Architecture ?. Motivation & Introduction We need a high-performance, special-purpose computer system to meet specific application. I/O and.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
ECE Synthesis & Verification 1 ECE 667 Synthesis and Verification of Digital Systems Formal Verification Combinational Equivalence Checking.
CS 151 Digital Systems Design Lecture 37 Register Transfer Level
Lecture 11: Recursive Parameter Estimation
Spatial and Temporal Data Mining
10/20/20081 Lab 6 – More State Machines. Multiple processes.
Microprogramming Andreas Klappenecker CPSC321 Computer Architecture.
Weikang Qian The Synthesis of Stochastic Logic to Perform Multivariate Polynomial Arithmetic Abstract Ph.D. Student, University of Minnesota Marc D. Riedel.
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
CS430 © 2006 Ray S. Babcock Lossy Compression Examples JPEG MPEG JPEG MPEG.
1 Real time signal processing SYSC5603 (ELG6163) Digital Signal Processing Microprocessors, Software and Applications Miodrag Bolic.
Fast Spectral Transforms and Logic Synthesis DoRon Motter August 2, 2001.
9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.
Lecture 23: Finite State Machines with no Outputs Acceptors & Recognizers.
George Mason University ECE 545 – Introduction to VHDL ECE 545 Lecture 5 Finite State Machines.
Important Components, Blocks and Methodologies. To remember 1.EXORS 2.Counters and Generalized Counters 3.State Machines (Moore, Mealy, Rabin-Scott) 4.Controllers.
Introduction of Low Density Parity Check Codes Mong-kai Ku.
Computer Organization & Programming Chapter 5 Synchronous Components.
Motivation Thus far we have dealt primarily with the input/output characteristics of linear systems. State variable, or state space, representations describe.
DLD Lecture 26 Finite State Machine Design Procedure.
Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.
Timo O. Korhonen, HUT Communication Laboratory 1 Convolutional encoding u Convolutional codes are applied in applications that require good performance.
Muhammad Shoaib Bin Altaf. Outline Motivation Actual Flow Optimizations Approach Results Conclusion.
1Computer Sciences Department. 2 Advanced Design and Analysis Techniques TUTORIAL 7.
SNS COLLEGE OF ENGINEERING Department of Electronics and Communication Engineering Subject: Digital communication Sem: V Convolutional Codes.
Overview of MB-OFDM UWB Baseband Channel Codec for MB-OFDM UWB 2006/10/27 Speaker: 蔡佩玲.
Algorithmic Problems in Algebraic Structures Undecidability Paul Bell Supervisor: Dr. Igor Potapov Department of Computer Science
Govt. Engineering College- Gandhinagar. It is all about……  STATE MACHINE.
II. Linear Block Codes. © Tallal Elshabrawy 2 Digital Communication Systems Source of Information User of Information Source Encoder Channel Encoder Modulator.
“<Fill in your definition here.>”
What is Line Coding? Mapping of binary information sequence into the digital signal that enters the channel Ex. “1” maps to +A square pulse; “0” to –A.
© Copyright 2004, Gaetano Borriello and Randy H. Katz
VLSI Testing Lecture 5: Logic Simulation
Introduction Introduction to VHDL Entities Signals Data & Scalar Types
Digital Image Processing Lecture 21: Lossy Compression May 18, 2005
VLSI Testing Lecture 6: Fault Simulation
Processor Organization and Architecture
Sequential logic examples
Pipelined Architectures for High-Speed and Area-Efficient Viterbi Decoders Chen, Chao-Nan Chu, Hsi-Cheng.
General Strong Polarization
Lecture 7 Fault Simulation
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES
COMP4211 : Advance Computer Architecture
Adaptation Behavior of Pipelined Adaptive Filters
VLSI Testing Lecture 6: Fault Simulation
Analysis & Design of Algorithms (CSCE 321)
Performance Optimization for Embedded Software
Arithmetic Logical Unit
CSE 370 – Winter Sequential Logic-2 - 1
NET301 Lecture 5 10/18/2015 Lect5 NET301.
Esam Ali Khan M.S. Thesis Defense
NRZ-L: [Non-Return-to-Zero-Level]
Image Coding and Compression
Formal Languages, Automata and Models of Computation
Irregular Structured LDPC Codes and Structured Puncturing
Overview Analysis Notation Specific ADTs
Graph Review Skills Needed Identify the relationship in the graph
ECE 448 Lecture 6 Finite State Machines State Diagrams, State Tables, Algorithmic State Machine (ASM) Charts, and VHDL code ECE 448 – FPGA and ASIC Design.
Real time signal processing
Homework #2 Due May 29 , Consider a (2,1,4) convolutional code with g(1) = 1+ D2, g(2) = 1+ D + D2 + D3 a. Draw the.
CSE 370 – Winter Sequential Logic-2 - 1
IV. Convolutional Codes
Presentation transcript:

Fei Li Jinjun Xiong University of Wisconsin-Madison Speed up an FSM Via Nonlinear Look-ahead Transformation & Its Application to Huffman Decoding Fei Li Jinjun Xiong University of Wisconsin-Madison

Motivation Finite state machine (FSM) Most commonly used in sequential circuits Perform non-linear recursive algorithms Processing rate limited by iteration bound Applications require high-throughput Real-time processing Huffman decoding Nonlinear algorithm transformation techniques and concurrent architectures may be of help time to compute the next state

Our Approach Nonlinear look-ahead transformation More state transitions in one computational step A formal transformation method using state transition matrix Concurrent block processing High-order look-ahead transformation High hardware complexity Long critical path Block processing Explore more concurrency Easy to pipeline

Example: AMI Encoder Alternate Mask Inversion (AMI) Encoder map a binary sequence into a bipolar pulse sequence Maintain zero DC bias Formal representation of state transition S(n+1) = T(n) * S(n) S(n+m) = T(n+m-1)… T(n) S(n) State indicator vector State transformation matrix T(n) Independent of current state Easy to perform look-ahead

Example: AMI Encoder (cont) Look-ahead by three, assuming input string 010 State Transition Matrix Current State 0 Current State 1 Concurrent architecture w/ block processing

Achieved and Expected Results Achieved Results Derived formal representation of nonlinear look-ahead using state transition matrix Designed concurrent block processing architecture Method applied and verified on the AMI encoder design in Verilog Expected Results Apply the method to Huffman decoder Handle the issue of variable length code Implement it in Verilog Achieve high-throughput