Intel Vendor Update IDC HPC Users Forum, Houston, Tx April 7, 2011

Slides:



Advertisements
Similar presentations
An International Technology Roadmap for Semiconductors
Advertisements

Transforming Business with Advanced Analytics: Introducing the New Intel® Xeon® Processor E7 v2 Family Seetha Rama Krishna Director, APAC HPC Solutions.
© Copyright 2012 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice. The future is mission.
TITLE OF PROJECT PROPOSAL NUMBER Principal Investigator PI’s Organization ESTCP Selection Meeting DATE.
Logic Process Development at Intel
Copyright © 2006, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners Intel® Core™ Duo Processor.
1 Comparing The Intel ® Core ™ 2 Duo Processor to a Single Core Pentium ® 4 Processor at Twice the Speed Performance Benchmarking and Competitive Analysis.
Intel ® Server Platform Transitions Nov / Dec ‘07.
11 Establishing the Framework for Datacenter of the Future Richard Curran Director Product Marketing, Intel EMEA.
Ravi Sankar Technology Evangelist | Microsoft Corporation
Q4’07 Desktop Competitive SKU Matrix Non-NDA Version.
COMPUTER ARCHITECTURE
Microsoft Services Provider License Program
Intel® Solid-State Drive Data Center TCO Calculator The data in this presentation is based on your analysis and business assumptions when using the Intel®
One physical processor – may consist of one or more cores One processing unit – may consist of one or more logical processors One logical computing.
Make It So ! A Tale of Two Needs Dr. Robert W. Wisniewski Chief Software Architect Extreme Scale Computing Senior Principal Engineer, Intel Corporation.
1 Intel® Many Integrated Core (Intel® MIC) Architecture MARC Program Status and Essentials to Programming the Intel ® Xeon ® Phi ™ Coprocessor (based on.
Partner Logo Overcoming Buyer Objections Q
Legal Notices and Important Information Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each.
Enterprise Platforms & Services Division (EPSD) JBOD Update October, 2012 Intel Confidential Copyright © 2012, Intel Corporation. All rights reserved.
The Network Development Life Cycle
IBIS-AMI and Direction Decisions
IBIS-AMI and Direction Indication February 17, 2015 Michael Mirmak.
Copyright © 2006 Intel Corporation. WiMAX Wireless Broadband Access: The World Goes Wireless Michael Chen Director of Product & Platform Marketing Group.
Recognizing Potential Parallelism Introduction to Parallel Programming Part 1.
The Drive to Improved Performance/watt and Increasing Compute Density Steve Pawlowski Intel Senior Fellow GM, Architecture and Planning CTO, Digital Enterprise.
Copyright © 2011 Intel Corporation. All rights reserved. Openlab Confidential CERN openlab ICT Challenges workshop Claudio Bellini Business Development.
1 Latest Generations of Multi Core Processors
Boxed Processor Stocking Plans Server & Mobile Q1’08 Product Available through February’08.
Revision - 01 Intel Confidential Page 1 Intel HPC Update Norfolk, VA April 2008.
Service Pack 2 System Center Configuration Manager 2007.
INTEL CONFIDENTIAL Intel® Smart Connect Technology Remote Wake with WakeMyPC November 2013 – Revision 1.2 CDI/IBP #:
I want stress-free IT. i want control. i want an i. IBM System i ™ Session: Secure Perspective Patrick Botz IBM Lab Services Security Architecture Consulting.
© 2008 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice ProLiant G5 to G6 Processor Positioning.
IBM Innovate 2012 Title Presenter’s Name Presenter’s Title, Organization Presenter’s Address Session Track Number (if applicable)
IDC Says, "Don't Move To The Cloud" Richard Whitehead Director, Intelligent Workload Management August, 2010 Ben Goodman Principal.
SPRING 2012 Assembly Language. Definition 2 A microprocessor is a silicon chip which forms the core of a microcomputer the concept of what goes into a.
The System Development Life Cycle
Only Use FD.io VPP to Achieve high performance service function chaining Yi Intel.
Principal Investigator ESTCP Selection Meeting
Intel and AMD processors
LEUCO Ledermann GmbH & Co. KG
TLDK Transport Layer Development Kit
ARIZONA ENVIRONMENTAL STRATEGIC ALLIANCE Welcome to Intel
Data Platform and Analytics Foundational Training
The Network Development Life Cycle
SAP SuccessFactors extension with SAP HANA Cloud Platform Innovation Use Case SAP & Partner Confidential
Overview of Computers and Programming Chapter 1
Principal Investigator ESTCP Selection Meeting
Virtualization Engine console Bridge Concepts
Service Organization Control (SOC)
Software Requirements
Architecture & Organization 1
Many-core Software Development Platforms
Architecture & Organization 1
Title of Presentation Client
Title of Presentation Client
Title of Presentation Client
12/26/2018 5:07 AM Leap forward with fast, agile & trusted solutions from Intel & Microsoft* Eman Yarlagadda (for Christine McMonigal) Hybrid Cloud – Product.
The New HPC Innovation Award Program And the First Winners!
Enabling TSO in OvS-DPDK
By Vipin Varghese Application Engineer (NCSD)
Computer Evolution and Performance
Building and running HPC apps in Windows Azure
A Scalable Approach to Virtual Switching
Title of Presentation Client
Service Template Creation from the Ground Up
Expanded CPU resource pool with
Global Technology Services
Chapter 21 Successfully Implementing The Information System
Presentation transcript:

Intel Vendor Update IDC HPC Users Forum, Houston, Tx April 7, 2011 Stephen R. Wheat, Ph.D. Sr. Director, HPC Worldwide Business Operations Data Center Group (DCG) Intel Corporation

Legal Disclaimer Intel may make changes to specifications and product descriptions at any time, without notice. Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests.  Any difference in system hardware or software design or configuration may affect actual performance.  Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing.  For more information on performance tests and on the performance of Intel products, visit Intel Performance Benchmark Limitations Intel does not control or audit the design or implementation of third party benchmarks or Web sites referenced in this document. Intel encourages all of its customers to visit the referenced Web sites or others where similar performance benchmarks are reported and confirm whether the referenced benchmarks are accurate and reflect performance of systems available for purchase. Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See www.intel.com/products/processor_number for details. Intel, processors, chipsets, and desktop boards may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request. Intel Virtualization Technology requires a computer system with a processor, chipset, BIOS, virtual machine monitor (VMM) and applications enabled for virtualization technology. Functionality, performance or other virtualization technology benefits will vary depending on hardware and software configurations. Virtualization technology-enabled BIOS and VMM applications are currently in development. 64-bit computing on Intel architecture requires a computer system with a processor, chipset, BIOS, operating system, device drivers and applications enabled for Intel® 64 architecture. Performance will vary depending on your hardware and software configurations. Consult with your system vendor for more information. Intel, Intel Xeon, Intel Core microarchitecture, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries. Copyright© 2011 Intel Corporation

Silicon Technology Leadership Intel Execution on a 2-Year Cycle 90nm 2003 65nm 2005 2005 – 2012 45nm 2007 32nm 2009 22nm 2011 This foil contains microscopic photos of real nanoscale transistors and shows how Intel will continue to deliver on Moore’s Law for many years to come. Intel leads the industry producing silicon with 90 nm process technology, and is headed toward volume production on 65 nm process technology. Intel’s 65 nm logic technology incorporates industry-leading performance features such as 35 nm gate lengths, strained silicon and low-k dielectric. Roadmap processes include 65 nm – 23 nm nodes. In addition Intel is also investigating silicon technology in the 16 nm - 6 nm node range Important power saving techniques are included, such as low gate capacitance, low interconnect capacitance and sleep transistors for leakage reduction. The 65 nm technology is being demonstrated on 70 Mbit SRAM chips using a 0.57 mm2 cell size and >0.5 billion transistors. Intel is on track for being the first to produce 65 nm generation microprocessor products in 2005 2013 –2017 14nm 2013 11nm 2015 8nm 2017 Research 25 nm 15nm New Intel technology generation every 2 years Intel R&D technologies drive this pace well into the next decade Roadmap All products, computer systems, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice.

High Performance Micro-Architecture for HPC Tick Tock Tick Tock Tick Tock Tick Tock 65nm 45nm 32nm 22nm Core™ Harpertown Penryn Nehalem Westmere Sandy Bridge Future tick Future tock New instructions: SSSE3 SSE4.1 SSE4.2 AES AVX Future - FMA Tick-tock in action Year 1: First the "Tick“ (SHRINK) Intel delivers new silicon process technology, dramatically increasing transistor density while enhancing performance and energy efficiency within a smaller, more refined version of our existing microarchitecture. Year 2: Then the "Tock“ (NEW microarch) Intel delivers entirely new processor microarchitecture to optimize the value of the increased number of transistors and technology updates now available. Intel Advanced Vector Extensions (AVX). Intel® AVX is a new 256 bit instruction set extension to SSE and is designed for applications that are Floating Point (FP) intensive. It will be released in 2010 as part of the Sandy Bridge processor family and will be present in platforms ranging from notebooks to servers. Intel AVX improves performance due to wider vectors, new extensible syntax, and rich functionality. This results in better management of data and general purpose applications like image, audio/video processing, scientific simulations, financial analytics and 3D modeling and analysis. SNB: Integrated PCI on socket so no more need for IOH. Turbo boost is dynamic – measures power load over longer period of time. (Intel® AVX), a 256 bit extension to Streaming SIMD Extensions (SSE) designed for applications that are floating point intensive SNB improvements: Integrated PCI Express* 3.0 Optimized Turbo Boost Intel Advanced Vector Extensions (AVX)

HPC Award Program Goals Title of Presentation Client #1 Help to expand the use of HPC by showing real ROI examples: Expand the “Missing Middle” – SMBs, SMSs, etc. by providing examples of what can be done with HPC Show mainstream and leading edge HPC success stories #2 Create a large database of success stories across many industries/verticals/disciplines To help justify investments and show non-users ideas on how to adopt HPC in their environment Creating many examples for funding bodies and politicians to use and better understand the value of HPC  to help grow public interest in expanding HPC investments For OEMs to demonstrate success stories using their products Copyright 2007 IDC. Reproduction is forbidden unless authorized. All rights reserved.

Overall Approach: Multiple Awards To Address Different HPC Users Title of Presentation Client The awards could be given out every six months and there would be a number of different categories: Small and Start-up Organizations Mainstream Organizations The Award lists would also be split by industry and perhaps by discipline The number of “Top” awards would be limited to keep the awards being valuable But award certificates would be given to all submissions that met the base qualifications Copyright 2007 IDC. Reproduction is forbidden unless authorized. All rights reserved.

Users Have to Submit the Value of the Accomplishment Title of Presentation Client Users would be required to submit the value achieved with their HPC system, using 3 broad categories, following a very specific set of guidelines: a) Dollar value of the HPC usage e.g. made $$$ in new revenues, saved $$$ in costs, made $$$ in profits, etc. b) Scientific or engineering accomplishment e.g. discovered how xyz really works, develop a new drug that does xyz, etc. c) Value to society as a whole e.g. ended nuclear testing, made something safer, provided protection against xyz, etc. … and the investment in HPC that was required (in order to calculate the ROI) Copyright 2007 IDC. Reproduction is forbidden unless authorized. All rights reserved.

The Judgment Process Has To Be Clear, Fair And Transparent Title of Presentation Client The ranking of the accomplishments would be done by only HPC USERS, following very specific rules. A three step process is proposed: First the submission has to be complete with a clear “Value” shown Secondly, a quick assessment could be made to see that it is a realistic assessment of the value/returns -- We suggest that the HPC User Forum steering committee could be a starting point Then the final evaluation would be by experts in the specific area/discipline Copyright 2007 IDC. Reproduction is forbidden unless authorized. All rights reserved.

Award Types for Different Categories Title of Presentation Client For SMBs: Awards would include CPU hours, software and consulting time For Mainstream HPC Sites: A Trophy or Certificate at various events such as HPC User Forum, vertical conferences, SC and ISC Awards certificates would include the logo’s of all organizations involved Winners would be invited to present their success at HPC User Forums, SC and ISC and other venues Partner publications would help run the awards PR Copyright 2007 IDC. Reproduction is forbidden unless authorized. All rights reserved.

List of Potential Press / Media Partners Title of Presentation Client Copyright 2007 IDC. Reproduction is forbidden unless authorized. All rights reserved.

Additional Data Will Be Collected Title of Presentation Client Along with each submission, data would be collected about the use of HPC and the computers used: --> How many CPU hours, how many core hours, total CPUs used, length of time for the job run, number of interactions ran, people involved, etc. --> OEM of the computer, OEM of the processors, OEM of the OS and middleware and applications, OEM of the interconnects and Storage Price (or price band) of the system would also be critical to collect Total amount invested in HPC to obtain the results Copyright 2007 IDC. Reproduction is forbidden unless authorized. All rights reserved.

Implementation Plan Ideas: Timing Title of Presentation Client Launch the concept and plan at the September HPC User Forum Target SC10 for the official announcement of the program – and ask for submissions Target the next ISC to announce the first awards Or a timing that works well for the press partner Copyright 2007 IDC. Reproduction is forbidden unless authorized. All rights reserved.

Questions? Please email: hpc@idc.com Or check out: www.hpcuserforum.com