LV Test Napoli feb 05 Noise ripple: EASY - + CRATE LV cable

Slides:



Advertisements
Similar presentations
Davide Piccolo INFN Napoli Muon Annul Review Cern 15 September 2003 Chamber Production QA/QC MUON ANNUAL REVIEW On RESISTIVE PLATE CHMABERS CERN, 15 September.
Advertisements

Flavio Dal Corso - INFN Padova1 OPERA coll. meeting - Hamburg 3 July 2004 RPC & XPC Electronics Status Front End Boards (FEBs) Controllers HV system Crates.
Pavia 25/11/2003Davide Piccolo INFN Napoli Status of assembling and Chamber results at HT Pavia 25/11/2003 Davide Piccolo.
P. Paolucci - I.N.F.N. di Napoli / Joint RPC-Trigger meeting EASY Crate board/cratechannel/crate (max power) power/crate# crate/rackpower/rack#
M.PEGORARO Grounding Workshop 24th Jan 08 DT GROUNDING & SHIELDING Presented by A. BENVENUTI.
CMS WeekDec 2002E. Hazen HF Electronics Status Report E. Hazen, J. Rohlf, E. Machado Boston University.
1 ME 234/2 HV noise investigation N.Bondar CMU. 12/18/02.
1 RPC HV cable pick-up noise issue C. Lu, Princeton University (10/26/2008) I pulled out some slides from my old DocDB files (DocDB#2209 and #406), and.
Large Cell Scope Pictures, Part II HV Gnd 1nF Large Cell Tube Anode signal Phi Cathode signal scope S1 S2 S1 S2 This is a follow-up on Richard’s measurement.
FVTX Power and cabling – a work-in-progress Task 1.0 – Pre-populate the Racks (Boose/Lenz/Jimmy) Low Voltage Racks2 (on order) Bias Voltage Rack1 (shared.
Experimental Area Meeting V. Bobillier1 Good connection to earth (in many points) of every metallic parts to be installed in the cavern is very.
Low Voltage Power Requirement of TOF FEEs. Maximum tray. Low Noise:  Periodic and Random Distortion (PARD) < few mV RMS Floating.
1 HV Bias Power Patch Panel for Scintillator KLM Gerard Visser Xiaowen Shi overview Schematics layout Parts.
Noise studies: hardware tests and preliminary results Anna, Anton, Giovanni, Pigi, Silvia, A. Boiano, A. Vanzanella.
P. Paolucci - I.N.F.N. di Napoli 1 MTCC meeting May 06 HV & LV status DELIVERED AT BLG /60  67% of the A3009 (LV) 6/40  15% A3512N (HV) 10/10 
Tariq J. Solaija, NCP Forward RPC EDR, Tariq Solaija Forward RPC EDR The Standard RPC for low  regions Tariq J. Solaija National Centre for.
Goals: - To get experience in assembling MWPC on the Wall and prevent possible problems; - To check functionality and stability of different chambers at.
ICARUS General Trigger Design Contributions from: M.Della Pietra, A.Di Cicco, P.Di Meo, G.Fiorillo, P.Parascandolo, R.Santorelli, P.Trattino B.Baboussinov,
Todd Moore for the DES CollaborationNov 28, Noise test hardware & software setup. Earth grounding scheme utilized for noise tests. Block diagram.
BKLM RPC Signal & Ground Schematic Gerard Visser, Indiana University (for the barrel KLM team) 10th B2GM, 11/2011 magnet structure GND 7mm FOAM 3mm GLASS.
A. Ranieri / RPC-CMS Pre-loaded profile Synchronization & Control Board (SCB) The RPC electronics will consist of the FE board plus the Synchronization.
L0 Technical Readiness Review-Electronics Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage s Filter.
We really need to check all the results showed. We change the GEM from the fully-well-shielded to the less shielded one (top- bottom-fan out with aluminum)
1 VELO integration INTEGRATION, december 05 OUTLOOK : - PARTS - 3D MODEL - LV & HV CABINETS INTEGRATION - LV CABLING - RPT CABLING.
9/18/2003Safety Review Electronics Electronics design LV, HV power supply Fusing Heat.
1 (Gerard Visser – STAR Integration Meeting 5/16/2008) STAR Forward GEM Tracker Readout/DAQ Integration G. Visser Indiana University Cyclotron Facility.
30 September 2005, Frascati Anatoli Kachtchouk) 1 From CARDIAC version 2 to CARDIAC version 3 N.Bondar, A.Kachtchouk, P.Neustroev (PNPI)
PXD – DEPFET PS noise emission tests Mateo Iglesias Fernando Arteche.
1 26 November 2003, CERN LHCb Muon meeting Anatoli Kachtchouk (INFN Cagliari, PNPI) Final FEE-board conception proposed by Walter Bonivento Sandro Cadeddu.
TRIPLEGEM and VFATs at The Test Beam Area TRIPLEGEM and VFATs at The Test Beam Area N. Turini……reporter Eraldo Oliveri! Eraldo Oliveri main worker! N.
Belle-II bKLM RPC Readout Power & Ground Discussion 12 th Belle II General Meeting Gerard Visser Indiana University CEEM 7/24/2012.
HF ROBOX PRR3 Apr 2003E. Hazen HF Front-End Electronics ● System Description – Overview – PMT Board, ROBOX, Patch Panel – Signal Cable, Front-end boards.
Mikolaj Cwiok, 10 June 2009 RPC Operation Day Towards LB configuration through TS: Improvements to CCU ring stability Mikolaj Cwiok – University of Warsaw.
1 Becoming a Global Leader in Pc-Based & Web-Based Industrial Automation PCL-727 (CH0, 4~20 mA) ADAM 3014 (0~20 mA) PWR 242 PWR 242 Multi Meter (Voltage)
Calorimeter Mu2e Development electronics Front-end Review
Integration and Services RE3/1 and RE4/1
09/02/2006 Muon week HV and LV systems status for Magnet Test S. Braibant, P. Giacomelli, M. Giunta.
Meeting on Services and Power Supplies
DT & RPC Grounding STATUS
Chamber Design and Integration RE3/1 and RE4/1
Electronics for RPC Upscope
HV-LV, cabling & services
RPC Manufacturing Review - Pierluigi Paolucci - I.N.F.N. Napoli
RPC’s HV-LV project Introduction HV and LV requirements
RPC HV&LV systems Introduction Detector description Requirements
RPC Configuration DataBase Pierluigi Paolucci - I.N.F.N. of Naples.
RPC HV&LV systems Introduction Detector description Requirements
Pierluigi Paolucci - I.N.F.N. Naples
Pierluigi Paolucci - I.N.F.N. Naples
A. Boiano1, F. Loddo2, P. Paolucci1, D. Piccolo1, A. Ranieri2
Pierluigi Paolucci - I.N.F.N. Naples
RPC HV&LV status Introduction HV power supply tender
Alfonso Boiano1, Flavio Loddo2, Pierluigi Paolucci1, Antonio Ranieri2
RPC Detector Control System
Overview of T1 detector T1 is composed by 2 arms
RPC Detector Control System
HCAL HV splice box.
RPC HV&LV systems Introduction Detector description Requirements
RPC Detector Control System
Dr. Pierluigi Paolucci - INFN di Napoli
RPC Detector Control System
Dr. Pierluigi Paolucci - INFN di Napoli
RPC Detector Control System
RPC HV-LV project Introduction System requirements and description
RPC HV-LV project Introduction RPC description Requirements
Seyoung Han / Ewha Woman’s Univeristy
HV & LV status DELIVERED AT BLG /60  67% of the A3009 (LV)
RPC HV-LV project Introduction System requirements and description
RPC Detector Control System
Dr. Pierluigi Paolucci - INFN di Napoli
Presentation transcript:

LV Test Napoli feb 05 Noise ripple: EASY - + CRATE LV cable +/- ~ 10 mV (150 KHz) +/GND ~ 1 V (150 KHz) -/GND ~ 1 V (150 KHz) EASY CRATE - + mP GND crate GND shield LV cable 10 mt Solutions proposed: +/GND  C ~ 10 mF mP GND / crate GND  C ~ 100 mF better crate GND sense reference connections new connector Same for the HV board Ana1+ Ana1 – Dig1 + Dig1 – Ana2+ Ana2 – Dig2 + Dig2 - RPC RB3 distrib. shield safety GND Ref. GND

From LV power supply with floating output Rack LV From LV power supply with floating output ALV1 AGND1 ALV DLV1 DGND1 shielded cable AGND ALV2 AGND2 DLV DLV2 DGND DGND2 shield LV distrib. board 4 pairs IRON – MAGNET safety ground AGND FEB 1 chip chip AGND FEB strip copper chip kapton Double Gap 2 AGND DGND Double Gap 1 Chamber metallic structure AGND chip chip FEB 6 HVReturn Copper 2 Copper 1 chamber GND