Parallel RGB / HDMI Adapter

Slides:



Advertisements
Similar presentations
02/06/2014James Leaver Slink Transition Card. 02/06/2014James Leaver Slink Transition Card Simple 6U board: –Provides interface between FED and Slink.
Advertisements

Georgia Tech Digital Back-end µHRG interface Curtis Mayberry School of Electrical and Computer Engineering Georgia Institute of Technology January 13 th,
On the development of the final optical multiplexer board prototype for the TileCal experiment V. González Dep. of Electronic Engineering University of.
1 FTK Rear Transition Module Mircea Bogdan The University of Chicago November 11, 2014 Board Review.
Concept Generation and Evaluation MSD Project Multi Camera System.
Capstone Fall 2005 GFX-One Guitar Processor Team Carpal Tunnel September 8, 2005.
Power Distribution -FPGA (3.3V, 5V, 12V) -OEM (5V) -Connector Board (3.3V, 5V, 12V) -DC to DC Converter(s) -Power In is 9-36V -Either buy converter(s)
PALM-3000 P3K FPDP Carrier Board Review Dean Palmer Building 318, Room 125 November 10, :00 am – 12:00 pm.
Capstone Fall 2005 GFX-One Guitar Processor Team Carpal Tunnel October 6 th 2005.
1 Final Presentation Project A – Spring 2009 High Speed Signal Processing Board Design Student: Nir Malka Lior Rom Instructor: Mike Sumszyk Duration: 1.
Nolan Clark.  Each RGB led color connects to a different 16- channel driver (total of 3 primary drivers)  3 16-channel drivers daisy chained together.
Printed Circuit Board Design
Laser Tracking System (LTS) Team Lazer: Son Nguyen Jassim Alshamali Aja ArmstrongMatt Aamold.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
Panda PCB for prototype status report by D Malkevich on behalf of the ITEP group ITEP.
Spring semester (4/2009) High Speed Signal Processing Board Design By: Nir Malka, Lior Rom Instructor: Mike Sumszyk הטכניון - מכון טכנולוגי לישראל הפקולטה.
The printed circuit board (PCB) design
IEEE-1394 Data Link Design Review Sherry Womack Erik Pace ECE 4040 Dr. Martin Brooke.
Washing Machine SolutionsAffordable Intelligent Motion SenseTile Hardware Design Review 1 CASL, UCD, 12 December Confidential mSemicon & UCD 29/08/2015.
Mathias Reinecke CALICE meeting Argonne EUDET module – Electronics Integration Contents -Next prototype : architecture -HCAL Base Unit (HBU)
COE4OI5 Engineering Design Chapter 2: UP2/UP3 board.
Organization of a computer: The motherboard and its components.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
SpW-10X Router ASIC Testing and Performance Steve Parkes, Chris McClements, Space Technology Centre, University of Dundee Gerald Kempf, Christian Gleiss,
Calorimeter upgrade meeting - Wednesday, 11 December 2013 LHCb Calorimeter Upgrade : CROC board architecture overview ECAL-HCAL font-end crate  Short.
Font 4 Review Digital Feedback System BPM Analogue Processor Digital Processor Feather Kicker Power Amplifier Pick up StriplinesKicker StriplinesBeam.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
Stefano russo Universita’ di Napoli Federico II & INFN Km3Net meeting Pylos 16–19/4/2007 The NEMO DAQ electronics: Actual characteristics and new features.
General Purposes Input/ Output Daughter board for Univ Eval Rev B Julien Cercillieux University of Hawaii
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
C.Schrader; Oct 2008, CBM Collaboration Meeting, Dubna, Russia R/O concept of the MVD demonstrator C.Schrader, S. Amar-Youcef, A. Büdenbender, M. Deveaux,
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky : TIM PCB1 ATLA S SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics Martin.
1 Pulsar Design Mircea Bogdan Level 2 Pulsar - Production Readiness Review Friday, Nov.7, 2003.
Developing fast clock source with deterministic jitter Midterm review Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical Engineering.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Four Channel Portable Electronics Rubén Conde*, Humberto Salazar*, Oscar Martínez* and L. Villaseñor ** * Facultad de Ciencias FisicoMatematicas, BUAP,
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
Monday December DESY1 GDCC news Franck GASTALDI.
J1 J3 J2 FF0FF1FF2FF3FF4FF5 DM DD System ACE DC  DC The Cartoon Guide to the ZPD.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
FEE Electronics progress PCB layout 18th March 2009.
Trigger Workshop: Greg Iles Feb Optical Global Trigger Interface Card Dual CMC card with Virtex 5 LX110T 16 bidirectional.
Task List  Group management plan  Background studies  Link budget: optical/electrical  Build, test learning Rx board  Order components for transceiver.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Olivier Duarte December th 2009 LHCb upgrade meeting Tests Front-end Status  Necessity.
DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.
Basics of Bypass Capacitor, Its Functions and Applications.
Cmod A7 Breadboardable Artix-7 FPGA Module
VCS Gen4 Clarity Visual control station
Development of T3Maps adapter boards
Testing PCI Express Generation 1 & 2 with the RTO Oscilloscope
IAPP - FTK workshop – Pisa march, 2013
Digital System Design Digital Design and Computer Architecture: ARM® Edition Sarah L. Harris and David Money Harris.
Test Boards Design for LTDB
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
Block Diagram Transmitter Receiver × 2 Transmitter Power Supply ADC
Hans Krüger, University of Bonn
Task T - CMS at LHC Global Calorimeter Trigger
C_ITCO011/C_ITCO111 LECTURER: E.DONDO
Test Slab Status CALICE ECAL test slab: what is it all about?
FMC adapter status Luis Miguel Jara Casas 5/09/2017.
Using eagle for custom hsd schematic and layout
XC4000E Series Xilinx XC4000 Series Architecture 8/98
5 Gsps ADC Developement and Future Collaboration
Clock & Control Card Status 29 July Martin Postranecky/Matt Warren
Treasure Chess ECE 477 Team 2 Sidharth Malik.
Observed CE/RE Failures in the Display Product CE(Conducted Emission )
SAS-3: Microwave laminates for connector test cards
Presentation transcript:

Parallel RGB / HDMI Adapter High Speed PCB Design Kristoffer Scott

Applications HDMI to Parallel RGB Parallel RGB to HDMI TFT Display Driver Parallel RGB to HDMI Retrofit HDMI connector

Parallel RGB One pixel per clock Usually 16, 18, or 24 bit RGB color Frame synced with extra signals (VSYNC/HSYNC/DE)

HDMI TMDS Protocol 3 differential data channels 1 differential clock 100 Ω differential impedance Optional display data channel

FPGA Bridge Used to convert RGB into HDMI or vice-versa In-circuit programmable Level translation and differential signal drivers DSP/UI features

Design Priorities Cost Resolution/Framerate Power DSP/SW Features

Xilinx Spartan 3A Smaller version of the popular Spartan 3 Low cost (10.85 @1u on Digikey) “3A” part is ideal for bridging Optimized for I/O Differential signal drivers Similar banking and package to other more powerful Spartan boards

Design Features JTAG Programming interface Reversible with only BOM and SW change Can use RGB’s power supply or on-board supply DC plug is optional if RGB supplies enough power Flexible bit length

PCB Stack Initial estimate OSH Park 4 layer stackup: Thickness Layer Tolerance 1 mil solder resist +/-0.2mil 1.4 mil 1 oz copper   6.7 mil FR408 prepreg +/-.67mil 0.7 mil 0.5 oz copper 47 mil FR408 core +/-4.7mil

Next Steps Complete schematic and BOM Add terminations for HDMI-input configuration Determine which rails need DCDCs Add extra optional signals (e.g. audio, display control) Finalize PCB stack and HSD parameters Layout PCB Check manufacturing options and cost