CASCODE AMPLIFIER.

Slides:



Advertisements
Similar presentations
Common Emitter Amplifier. Design Rules V RE should be > 100 mV.
Advertisements

Bias Voltage Generation. Use Cascode to Increase output Resistance Rout is approximately g m3 r o3 r o2 L1=L2, but L3 need not equal to L2. Design Criteria:
Differential Amplifiers
MOS Current Mirror Section 9.2 J. Ou. A Simple Current Mirror.
DIFFERENTIAL AMPLIFIERS. DIFFERENTIAL AMPLIFIER 1.VERY HIGH INPUT IMPEDENCE 2.VERY HIGH BANDWIDTH 3.DIFFERENTIAL INPUT 4.DC DIFFERENTIAL INPUT ACCEPTED.
Lecture 20 ANNOUNCEMENTS OUTLINE Review of MOSFET Amplifiers
Cascode Stage. OUTLINE Review of BJT Amplifiers Cascode Stage Reading: Chapter 9.1.
SINGLE-STAGE AMPLIFIERS
Single-Stage Integrated- Circuit Amplifiers
Chapter 16 CMOS Amplifiers
Operational Amplifier (2)
Current Mirror.
JFET and MOSFET Amplifiers
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
University of Toronto ECE530 Analog Electronics MOS Single Stage Amplifiers # 1 MOS Single-Stage Amplifiers.
Submitted by- RAMSHANKAR KUMAR S7,ECE, DOE,CUSAT Division of Electronics Engineering, SOE,CUSAT1.
UNIT -V IC MOSFET Amplifiers.
Recall Last Lecture Biasing of BJT Applications of BJT
UNIT- V Small Signal Low Frequency Transistor Amplifier Models:
Field Effect Transistors
Recall Last Lecture Biasing of BJT Three types of biasing
Recall Last Lecture Biasing of BJT Three types of biasing
Recall Last Lecture Common collector Voltage gain and Current gain
DMT 241 – Introduction to IC Layout
Recall Lecture 17 MOSFET DC Analysis
Lecture 21 OUTLINE The MOSFET (cont’d) P-channel MOSFET
ENEE 303 4th Discussion.
HW#10 will be posted tonight
COMMON-GATE AMPLIFIER
Islamic University of Gaza
Recall Lecture 17 MOSFET DC Analysis
Lecture 13 High-Gain Differential Amplifier Design
Field effect Transistors: Operation, Circuit, Models, and Applications
Recall Lecture 13 Biasing of BJT Voltage Divider Biasing Circuit.
741 Op-Amp Where we are going:.
Recall Lecture 17 MOSFET DC Analysis
VDD M3 M1 Vbb Vin CL Rb Vo VDD Vo Vb3
CMOS Devices PN junctions and diodes NMOS and PMOS transistors
HKN ECE 342 Review Session 2 Anthony Li Milan Shah.
ترانزیستور MOSFET دکتر سعید شیری فصل چهارم از:
ECE 333 Linear Electronics
741 Op-Amp Where we are going:.
HW#10 will be posted tonight
Notes on Diodes 1. Diode saturation current:  
Lecture 42: Review of active MOSFET circuits
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
Principles & Applications Small-Signal Amplifiers
Lecture 13 High-Gain Differential Amplifier Design
Last time Reviewed 4 devices in CMOS Transistors: main device
Basic current mirror Small signal: Rin = 1/(gm1+gds1)  1/gm1
MOSFET – Common-Source Amplifier
Recall Lecture 17 MOSFET DC Analysis
Subcircuits subcircuits Each consists of one or more transistors.
Last time Analysis vs Design General tasks for analysis
Bipolar Junction Transistor
Lecture 21 OUTLINE The MOSFET (cont’d) P-channel MOSFET
Single-Stage Amplifiers
The MOS Transistors, n-well
Types of Amplifiers Common source, input pairs, are transconductance
Common source output stage:
Applications of MOS Transistors in Digital Integrated Circuits (1)
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
Lecture #17 (cont’d from #16)
Lecture 5: DC & Transient Response
Lecture 11 ANNOUNCEMENTS OUTLINE Review of BJT Amplifiers
Anthony Li Alec Wasowicz
Recall Last Lecture The MOSFET has only one current, ID
Lecture 24 ANNOUNCEMENTS OUTLINE
Analysis of Single Stage Amplifiers
Chapter 15 Differential Amplifiers and Operational Amplifier Design
Presentation transcript:

CASCODE AMPLIFIER

Cascode Amplifier CS amplifier feeding into a CG amplifier M1 generates small-signal drain current proportional to Vin. M2 routes the current to the load RD

Cascode Amplifier M1 is the input device (CS amplifier with small load resistance) M2 is the Cascode device

Properties of Cascode Amplifiers Same voltage gain and input resistance as a CS amplifier. Output resistance much larger than that of CS or CG amplifiers. Bandwidth much larger than that of a CS amplifier.

Cascode amplifier – Bias Conditions: How big should Vb be? M1 in Saturation: VX ≥ Vin – VTH1. That is: Vb – VGS2 ≥ Vin – VTH1

Cascode amplifier – Bias Conditions: How big should Vout be? M2 in Saturation: Vout ≥ Vb – VTH2. That is: Vout ≥ Vin – VTH1 + VGS2 –VTH2 if Vb places M1 at edge of Triode Mode. This is the minimum Vout

Cascode amplifier – Reduced Swing Tradeoff: For all the nice properties of Cascode, the “stacking” of M2 on top of M1 reduces the swing.

Cascode Large Signal Analysis - Cutoff If Vin ≤ VTH1 both transistors are off. Vout = VDD If no sub-threshold conduction, then VX ≈ Vb –VTH2 ! (as explained for CS with diode-connected load)

Cascode Large Signal Analysis – Saturation Mode As Vin ≥ VTH1 a current develops. Vout must drop. As ID increases, VGS2 increases, causing VX to fall. As we keep increasing Vin which transistor enters Triode Mode first?

Cascode Large Signal Analysis – Edge of Triode Mode As we keep increasing Vin which transistor enters Triode Mode first? Either one may, depending on the device dimensions and RD,Vb

Cascode Large Signal Analysis – Edge of Triode Mode If VX falls below Vin – VTH1 then M1 goes into Triode Mode. If Vout drops below Vb – VTH2 then M2 goes into Triode Mode. For instance, if Vb is low, M1 enters Triode first.

Cascode Volatge Gain Formula if we neglect λ effects Gain independent of gm2 and body effect of M2 !

Simple gain formula explained: Signal drain current of M1 flows into RD no matter what’s in M2

Gain Calculation Example Resistor RP may represent ro1, whereas we neglect ro2.

Gain Calculation Example Signal current from M1 has current division between Rin of the CG amplifier M2, and RP

Gain Calculation Example

Gain Calculation Example – Final Result

Cascode’s Output Resistance Recall CS amplifier with source degeneration: Replace RS by ro1

Cascode Gain taking into account ro resistors Recall the generalized gain formula AV=GmRout discussed in the context of CS amplifier with RS

Cascode Gain Example

Cascoding extended Can achieve phenomenal Rout values, at the expense of a much reduced swing

CS and Cascode Size vs. Swing Comparison What happens to a CS amplifier if we quadruple L without changing W and ID ? The “overdrive” VGS-VTH doubles, and as a result, swing will be similar to that of Cascode (c).

CS and Cascode Size vs. Output Resistance Comparison Recall that λ is proportional to 1/L. Quadrupling of L only doubles the value of gmro. Output resistance of (b) is four times bigger than that of (a). Output resistance of (c) is approximately (gmro)2, much bigger than (b).

CS and Cascode Noise Comparison gm in (b) is half of that of (c). As a result the CS amplifier with quadrupled L is noisier than the Cascode amplifier.

PMOS Cascode as Current Source Load for an NMOS Cascode amplifier

PMOS Cascode as Current Source Load for an NMOS Cascode amplifier - Swing If all gates’ DC voltages are properly chosen, the maximum output swing equals VDD – (VGS1-VTH1) – (VGS2-VTH2) – |VGS3-VTH3| -|VGS4 – VTH4|

Explanation: AV = GmRout PMOS Cascode as Current Source Load for an NMOS Cascode amplifier – Gain Explanation: AV = GmRout

Current Mirror Current Sources Assume that ID1 is the reference current, and ID2 is the desired current source. If λ≠0 and if VX≠VY then there may be a significant error between the two currents.

Current Mirror Current Sources Error in (a): (assuming that both transistors have the same W/L ratio) ID1-ID2 = 0.5kn’(W/L)(Vb-VTH)2λ(VX-VY)

Current Mirror Current Sources In (b) it can be shown that ID1-ID2 ≈ 0.5kn’(W/L)(Vb-VTH)2λ(VX-VY)/[(gm3+gmb3)ro3] Cascoding significantly reduces the mismatch between the two mirrored currents

Folded Cascode Idea behind cascode structure : to convert input voltage to a current and apply the result to CG stage. Folded Cascode: NMOS CS feeding into PMOS CG, or vice versa. Biasing by a DC current source is necessary.

Folded Cascode – Large signal behaviour If Vin > VDD - |VTH1| : M1 is OFF and Vout = VDD – I1RD If Vin < VDD - |VTH1| : M1 is in saturation, and ID2 = I1-0.5pCox(W/L)1(VDD – Vin -|VTH1|2