Monster Chip like Monster Home?

Slides:



Advertisements
Similar presentations
Removing the I/O Bottleneck with Virident PCIe Solid State Storage Solutions Jan Silverman VP Operations.
Advertisements

The Intel 8255 Programmable Peripheral Interface chip is used to give the microprocessor (8088) access to programmable input/ output devices. It has three.
Trends in Memory Computing. Changes in memory technology Once upon a time, computers could not store very much data. The first electronic memory storage.
Future of Microprocessors
Introduction to Microprocessors and Microcomputers.
Room: E-3-31 Phone: Dr Masri Ayob TK 2123 COMPUTER ORGANISATION & ARCHITECTURE Lecture 4: Computer Performance.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Lecture 2 - Technology.
Central Processing Unit IS – 221 PC Admin 2/26/2007 by Len Krygsman IV.
RISC. Rational Behind RISC Few of the complex instructions were used –data movement – 45% –ALU ops – 25% –branching – 30% Cheaper memory VLSI technology.
CalStan 3/2011 VIRAM-1 Floorplan – Tapeout June 01 Microprocessor –256-bit media processor –12-14 MBytes DRAM – Gops –2W at MHz –Industrial.
Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved The Digital Logic Level.
EE141 © Digital Integrated Circuits 2nd Introduction 1 The First Computer.
Presenter MaxAcademy Lecture Series – V1.0, September 2011 Introduction and Motivation.
Computer performance.
Digital Systems Design L01 Introduction.1 Digital Systems Design Lecture 01: Introduction Adapted from: Mary Jane Irwin ( )
Dept. of Communications and Tokyo Institute of Technology
X86 Assembly Language Same Assembly Language for 8086,80286,80386,80486,Pentium I II and III Newer Processors add a few instructions but include all instructions.
Introduction CSE 410, Spring 2008 Computer Systems
Pre-Pentium Intel Processors /
® 1 VLSI Design Challenges for Gigascale Integration Shekhar Borkar Intel Corp. October 25, 2005.
CPE 731 Advanced Computer Architecture Technology Trends Dr. Gheith Abandah Adapted from the slides of Prof. David Patterson, University of California,
Micro-Computer Applications: Introduction Dr. Eng. Amr T. Abdel-Hamid ELECT 707 Fall 2011.
RISC Architecture RISC vs CISC Sherwin Chan.
CS211 - Fernandez - 1 CS211 Graduate Computer Architecture Network 3: Clusters, Examples.
Computer Evolution. ENIAC - background Electronic Numerical Integrator And Computer Eckert and Mauchly University of Pennsylvania Trajectory tables for.
Technology for everybody: Apple, Microsoft and the internet. By Mr. N. Metropoulos.
A few issues on the design of future multicores André Seznec IRISA/INRIA.
PC hardware and x86 programming Lec 2 Jinyang Li.
Present – Past -- Future
Multi-core processors. 2 Processor development till 2004 Out-of-order Instruction scheduling Out-of-order Instruction scheduling.
Computer Architecture Lecture 6 by Engineer A. Lecturer Aymen Hasan AlAwady 1/12/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
EE141 © Digital Integrated Circuits 2nd Introduction 1 Principle of CMOS VLSI Design Introduction Adapted from Digital Integrated, Copyright 2003 Prentice.
DR. SIMING LIU SPRING 2016 COMPUTER SCIENCE AND ENGINEERING UNIVERSITY OF NEVADA, RENO CS 219 Computer Organization.
Computer Science and Engineering Copyright by Hesham El-Rewini Advanced Computer Architecture CSE 8383 May 2, 2006 Session 29.
CSIE30300 Computer Architecture Unit 01: Introduction Hsin-Chou Chi [Adapted from material by and
ECE 252 / CPS 220 Advanced Computer Architecture I Reading Discussion 1 Benjamin Lee Electrical and Computer Engineering Duke University
The Google Cluster Google. The Google Floor Plan.
Hardware Trends CSE451 Andrew Whitaker. Motivation Hardware moves quickly OS code tends to stick around for a while “System building” extends way beyond.
ALPHA 21164PC. Alpha 21164PC High-performance alternative to a Windows NT Personal Computer.
SPRING 2012 Assembly Language. Definition 2 A microprocessor is a silicon chip which forms the core of a microcomputer the concept of what goes into a.
Fall 2012 Parallel Computer Architecture Lecture 4: Multi-Core Processors Prof. Onur Mutlu Carnegie Mellon University 9/14/2012.
Loose Ends and x Opening Discussion zWhat did we talk about last class? zHave you seen anything interesting in the news?
Trends in Memory Computing.
ECE2030 Introduction to Computer Engineering Lecture 1: Overview
Future of Microprocessors
Lynn Choi School of Electrical Engineering
Computer Organization
Computer Systems are Different!
ESE532: System-on-a-Chip Architecture
Announcements MP 3 CS296 (Chase Geigle
Berkeley Cluster: Zoom Project
Architecture & Organization 1
CSE 410: Computer Systems Instructor: David Ely
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
IC TECHNOLOGY.
MICROPROCESSOR.
Architecture & Organization 1
BIC 10503: COMPUTER ARCHITECTURE
The Digital Logic Level
Outline Motivation and background Read Write
Monster Chip like Monster Home?
Computer Evolution and Performance
What is Computer Architecture?
What is Computer Architecture?
What is Computer Architecture?
William Stallings Computer Organization and Architecture 6th Edition
Beowulf vs Jesus.
IA-64 Vincent D. Capaccio.
CSE378 Introduction to Machine Organization
Presentation transcript:

Monster Chip like Monster Home? “ what San Franciscans have come to know as a monster home--a 6,000-square- foot behemoth that would tower five stories high, casting neighbors in its shadow and stretching clear to its lot lines.” “San Franciscans Fight Monster Home Invasion,” LA Times, 7/13/00 Bay Area cities using ordinances to stop them Era of wretched excess, homes & chips branch prediction buffers bigger than minicomputer memory! Sustaining Moore’s Law vs. MIPS/$? monster 2/5/01

Sustaining Moore’s Law vs. MIPS/$? Intel MPU die RISC II die Scaled RISC II about 1/1000th size of current MPU monster 2/5/01

Sub 1mm2 MPU core as building block (32-bit RISC MPU as the Nand gate) Alternative universe Inspiration: Google Search engine for world (20% more queries/month) Economical, scalable build block: PC today 6000 PCs, 12000 disks (1 petabyte) Sub 1mm2 MPU core as building block (32-bit RISC MPU as the Nand gate) Special purpose chips with 100s of economical MPUs vs. Monster MPUs “Cluster on a chip” enable amazing MIPS/$, MIPS/watt for applications monster 2/5/01